High speed division and square root modules for asynchronous datapaths

被引：0
|
作者：
Cappuccino, Gregorio [1 ]
Cocorullo, Giuseppe [1 ]
Corsonello, Pasquale [1 ]
Perri, Stefania [1 ]
机构：
[1] Univ of Calabria, Rende, Italy
来源：
Modelling, measurement and control. A, general physics, electronics, electrical engineering | 2000年 / 73卷 / 3-4期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
15
引用
收藏
页码：59 / 72
相关论文
共 50 条
  • [21] Division and square root - Choosing the right implementation
    Soderquist, P
    Leeser, M
    IEEE MICRO, 1997, 17 (04) : 56 - 66
  • [22] Fast VLSI algorithms for division and square root
    McQuillan, S.E.
    McCanny, J.V.
    Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 1994, 8 (02): : 151 - 168
  • [23] ARITHMETIC UNIT WITH INTEGRAL DIVISION AND SQUARE ROOT
    GOSLING, JB
    BLAKELEY, CMS
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1987, 134 (01): : 17 - 23
  • [24] Power Efficient Division and Square Root Unit
    Liu, Wei
    Nannarelli, Alberto
    IEEE TRANSACTIONS ON COMPUTERS, 2012, 61 (08) : 1059 - 1070
  • [25] DESIGN OF A HIGH-SPEED SQUARE ROOT MULTIPLY AND DIVIDE UNIT
    ZURAWSKI, JHP
    GOSLING, JB
    IEEE TRANSACTIONS ON COMPUTERS, 1987, 36 (01) : 13 - 23
  • [26] FPGA Implementation of Low Power High Speed Square Root Circuits
    Vijeyakumar, K. N.
    Sumathy, V.
    Vasakipriya, P.
    Babu, A. Dinesh
    2012 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC), 2012, : 468 - 472
  • [27] Radix-4 reciprocal square-root and its combination with division and square root
    Lang, T
    Antelo, E
    IEEE TRANSACTIONS ON COMPUTERS, 2003, 52 (09) : 1100 - 1114
  • [28] High performance mixed-logic asynchronous datapaths with overlapped execution circuits
    Corsonello, P
    Perri, S
    Cocorullo, G
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2000, 87 (10) : 1193 - 1208
  • [29] Constructing High Radix Quotient Digit Selection Tables for SRT Division and Square Root
    Liu, Zixuan
    Song, Xiaoyu
    Wang, Zhuowei
    Wang, Yan
    Zhou, Jian-Tao
    IEEE TRANSACTIONS ON COMPUTERS, 2023, 72 (07) : 2111 - 2119
  • [30] DESIGN OF A HIGH-SPEED SQUARE ROOT MULTIPLY AND DIVIDE UNIT.
    Zurawski, J.H.P.
    Gosling, J.B.
    IEEE Transactions on Computers, 1987, C-36 (01) : 13 - 23
12345