High speed division and square root modules for asynchronous datapaths

被引：0

作者：

Cappuccino, Gregorio ^{[1
]}

Cocorullo, Giuseppe ^{[1
]}

Corsonello, Pasquale ^{[1
]}

Perri, Stefania ^{[1
]}

机构：

[1] Univ of Calabria, Rende, Italy

来源：

Modelling, measurement and control. A, general physics, electronics, electrical engineering | 2000年 / 73卷 / 3-4期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

页码：59 / 72

共 50 条

[11] Interfacing synchronous and asynchronous modules within a high-speed pipeline
Sjogren, AE
Myers, CJ
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (05) : 573 - 583
[12] Interfacing synchronous and asynchronous modules within a high-speed pipeline
Sjogren, AE
Myers, CJ
SEVENTEENTH CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 1997, : 47 - 61
[13] DIVISION RINGS AND THE SQUARE ROOT OF -1
FEIN, B
SCHACHER, M
WADSWORTH, A
JOURNAL OF ALGEBRA, 1980, 65 (02) : 340 - 346
[14] A Certifying Square Root and Division Elimination
Neron, Pierre
ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2015, 317 : 117 - 131
[15] Square Root and Division Elimination in PVS
Neron, Pierre
INTERACTIVE THEOREM PROVING, ITP 2013, 2013, 7998 : 457 - 462
[16] On infinitely precise rounding for division, square root, reciprocal and square root reciprocal
Iordache, C
Matula, DW
14TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 1999, : 233 - 240
[17] On infinitely precise rounding for division, square root, reciprocal and square root reciprocal
Iordache, Cristina
Matula, David W.
Proceedings - Symposium on Computer Arithmetic, 1999, : 233 - 240
[18] A high-speed square root algorithm in extension fields
Katou, Hidehiro
Wang, Feng
Nogami, Yasuyuki
Morikawa, Yoshitaka
INFORMATION SECURITY AND CRYPTOLOGY - ICISC 2006, PROCEEDINGS, 2006, 4296 : 94 - +
[19] High-speed datapaths bypass bus bottlenecks
EDN, 7 (54):
[20] High-speed datapaths bypass bus bottlenecks
Webb, W
EDN, 1998, 43 (07) : 54 - +

← 1 2 3 4 5 →