DEFECT DENSITIES IN INTEGRATED CIRCUITS.

Defect density is an expression commonly used to describe the density of defective sites on an integrated circuit as a result of wafer processing. This paper presents a mathematical model which sets some guidelines to help maximize integrated-circuit yields. The model assumes the defects are random; the calculated yield predictions are close approximations of actual results.