System-level simulation, emulation and debugging technology for processor - new methodology based on hardware/software codesign

被引：0
|
作者：
Cui, G.Z.
Cheng, X.
Tong, D.
Liu, Q.
机构：
来源：
Jisuanji Yanjiu yu Fazhan/Computer Research and Development | 2001年 / 38卷 / 03期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Mixed Timing System-level Embedded Software Modelling and Simulation Approach
    Yu, Ke
    Audsley, Neil C.
    2009 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS, PROCEEDINGS, 2009, : 193 - 200
  • [42] Design methodology for powerline coupling circuit: A system-level and Monte Carlo simulation based approach
    Gore, RN
    Andarawis, EA
    Davenport, DM
    2005 International Symposium on Power Line Communications and Its Applications, 2005, : 270 - 274
  • [43] Hardware- and software-based simulation system for complex dynamic debugging of real-time control programs
    Leokhin, L.
    Saksonov, E.A.
    Electronic modeling, 1992, 9 (04): : 753 - 759
  • [44] Hierarchy Communication Channel in Transaction-Level Hardware/Software Co-Emulation System
    Liao, Y. B.
    Li, P.
    Ruan, A. W.
    Wang, Y. W.
    Li, W. C.
    Li, W.
    MTV 2008: NINTH INTERNATIONAL WORKSHOP ON MICROPROCESSOR TEST AND VERIFICATION, PROCEEDINGS, 2009, : 94 - 99
  • [45] SMBHA: A System-Level Multicore BGV Hardware Accelerator Based on FPGA
    Duan, Jia-Li
    Zhang, Chi
    Wang, Li-Hui
    Shen, Lei
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2025, 33 (02) : 546 - 557
  • [46] An assertion-based verification methodology for system-level design
    Gharehbaghi, Amir Masoud
    Yaran, Benyamin Hamdin
    Hessabi, Shaahin
    Goudarzi, Maziar
    COMPUTERS & ELECTRICAL ENGINEERING, 2007, 33 (04) : 269 - 284
  • [47] Hardware/software co-design and verification methodology from system level based on System Dependence Graph
    Sasaki, Shunsuke
    Nishihara, Tasuku
    Ando, Daisuke
    Fujita, Masahiro
    JOURNAL OF UNIVERSAL COMPUTER SCIENCE, 2007, 13 (13) : 1972 - 2001
  • [48] Cycle-Count-Accurate Processor Modeling for Fast and Accurate System-Level Simulation
    Lo, Chen-Kang
    Chen, Li-Chun
    Wu, Meng-Huan
    Tsay, Ren-Song
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 341 - 346
  • [49] A system-level FPGA design methodology for video applications with weakly-programmable hardware components
    Sahlbach, Henning
    Thiele, Daniel
    Ernst, Rolf
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2017, 13 (02) : 291 - 309
  • [50] <bold>Automation of Communication Refinement and Hardware Synthesis within a System-Level Design Methodology</bold>
    Moss, Laurent
    Cantin, Marc-Andre
    Bois, Guy
    Aboulhamid, El Mostapha
    RSP 2008: 19TH IEEE/IFIP INTERNATIONAL SYMPOSIUM ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, 2008, : 75 - +
12345