Throughput analysis for input-buffered ATM switches with multiple FIFO queues per input port

被引：0
作者：
Department of Electronic Engineering, City University of Hong Kong, Tat Chee Avenue, Kowloon Tong, Hong Kong [1 ]
机构：
来源：
Electron Lett | / 19卷 / 1604-1606期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
[31]   An analytical model for input-buffered optical packet switches with reconfiguration overhead [J].
Kuan-Hung Chou ;
Woei Lin .
Photonic Network Communications, 2011, 22 :209-220
[32]   A new packet scheduling algorithm for input-buffered multicast packet switches [J].
Liu, NH ;
Yeung, KL .
GLOBECOM 97 - IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, CONFERENCE RECORD, VOLS 1-3, 1997, :1695-1699
[33]   Researches on window access schemes for input-buffered ATM switching fabrics [J].
Liu, Yashe ;
Liu, Zengji ;
Hu, Zheng .
Tien Tzu Hsueh Pao/Acta Electronica Sinica, 1998, 26 (01) :38-42
[34]   An analytical model for input-buffered optical packet switches with reconfiguration overhead [J].
Chou, Kuan-Hung ;
Lin, Woei .
PHOTONIC NETWORK COMMUNICATIONS, 2011, 22 (03) :209-220
[35]   Achieving 100% Throughput in Input-Buffered WDM Optical Packet Interconnects [J].
Liu, Lin ;
Yang, Yuanyuan .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2011, 22 (02) :273-286
[36]   PERFORMANCE ANALYSIS OF AN INPUT-BUFFERED ATM SWITCHING FABRIC WITH INDEPENDENT WINDOW-ACCESS SCHEME [J].
Liu Yashe Liu Zengji Hu Zheng(National Key Laboratory of Integrated Service Networks .
JournalofElectronics(China), 1997, (03) :220-227
[37]   MNCM a new class of efficient scheduling algorithms for input-buffered switches with no speedup [J].
Tabatabaee, V ;
Tassiulas, L .
IEEE INFOCOM 2003: THE CONFERENCE ON COMPUTER COMMUNICATIONS, VOLS 1-3, PROCEEDINGS, 2003, :1406-1413
[38]   Neural parallel-hierarchical-matching scheduler for input-buffered packet switches [J].
González-Castaño, FJ ;
López-Bravo, C ;
Asorey-Cacheda, R ;
Pousada-Carballo, JM ;
Rodríguez-Hernández, PS .
IEEE COMMUNICATIONS LETTERS, 2002, 6 (05) :220-222
[39]   FIRM: high-speed distributed scheduling for ATM switches with multiple input queues [J].
Serpanos, DN ;
Antoniadis, PI .
ELECTRONICS LETTERS, 1999, 35 (22) :1915-1916
[40]   Quasi-optimal algorithms for input buffered ATM switches [J].
Marsan, MA ;
Bianco, A ;
Leonardi, E ;
Milia, L .
THIRD IEEE SYMPOSIUM ON COMPUTERS AND COMMUNICATIONS, PROCEEDINGS, 1998, :336-342
12345