Throughput analysis for input-buffered ATM switches with multiple FIFO queues per input port

被引:0
作者
Department of Electronic Engineering, City University of Hong Kong, Tat Chee Avenue, Kowloon Tong, Hong Kong [1 ]
机构
来源
Electron Lett | / 19卷 / 1604-1606期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 50 条
  • [21] Fair queueing for input-buffered switches with back pressure
    Li, SZ
    Chen, JG
    Ansari, N
    ICAATM'98: 1998 1ST IEEE INTERNATIONAL CONFERENCE ON ATM, 1998, : 252 - 259
  • [22] Lookahead scheduling algorithm for input-buffered packet switches
    Yeung, KL
    Liu, NH
    Shi, H
    GLOBECOM'99: SEAMLESS INTERCONNECTION FOR UNIVERSAL SERVICES, VOL 1-5, 1999, : 1216 - 1221
  • [23] ABR architecture and simulation for an input-buffered and per-VC queued ATM switch
    Bossardt, M
    Park, SY
    Lockwood, JW
    Kang, SM
    GLOBECOM 98: IEEE GLOBECOM 1998 - CONFERENCE RECORD, VOLS 1-6: THE BRIDGE TO GLOBAL INTEGRATION, 1998, : 393 - 398
  • [24] A fast scheduling scheme for hundred-percent-throughput input-buffered ATM switch
    Naiem, A.E. Abdel
    Fouad, M.
    Hussein, K.
    Monir, N.
    AEJ - Alexandria Engineering Journal, 2006, 45 (01): : 85 - 92
  • [25] Performance analysis of lookahead scheduling algorithm for input-buffered packet switches
    Yeung, KL
    Shi, H
    Liu, NH
    IEICE TRANSACTIONS ON COMMUNICATIONS, 1999, E82B (08): : 1296 - 1303
  • [26] Stability analysis of input-buffered packet switches with maximal size matching
    Han, MS
    Kim, B
    IEEE COMMUNICATIONS LETTERS, 2005, 9 (05) : 462 - 464
  • [27] SKEL: A fundamental property desirable in ATM switches for simple traffic management - Illustrations with generic output-buffered and input-buffered switches
    Liew, SC
    Lee, TT
    PERFORMANCE EVALUATION, 1996, 25 (04) : 247 - 266
  • [28] QOAG: An efficient queueing policy for input-buffered packet switches
    Liu, NH
    Yeung, KL
    ICC 2000: IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CONFERENCE RECORD, VOLS 1-3: GLOBAL CONVERGENCE THROUGH COMMUNICATIONS, 2000, : 1753 - 1757
  • [29] A processor-sharing model for input-buffered ATM-switches in a correlated traffic environment
    Laevens, K
    MICROPROCESSORS AND MICROSYSTEMS, 1999, 22 (10) : 589 - 596
  • [30] Throughput analysis of a buffered crossbar switch with multiple input queues under burst traffic
    Sun, ST
    He, SM
    Gao, W
    IEEE COMMUNICATIONS LETTERS, 2006, 10 (04) : 305 - 307