共 50 条
- [31] A clock recovery circuit using half-rate 4X oversampling PD 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2192 - 2195
- [34] Clock Recovery Circuit Using a Transmission Line as a Delay Element from a 100Gb/s bit stream 2022 20TH IEEE INTERREGIONAL NEWCAS CONFERENCE (NEWCAS), 2022, : 261 - 264
- [35] 1.25/2.5-Gb/s burst-mode clock recovery circuit with a novel dual bit-rate structure in 0.18-μm CMOS 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3069 - +
- [36] Without a reference clock wide tuning range clock and data recovery circuit PROCEEDINGS OF THE 2ND WSEAS INTERNATIONAL CONFERENCE ON CIRCUITS, SYSTEMS, SIGNALS AND TELECOMMUNICATIONS (CISST '08): CIRCUITS, SYSTEMS, SIGNAL & COMMUNICATIONS, 2008, : 56 - 59
- [38] Without a reference clock wide tuning range clock and data recovery circuit ELECTRONICS AND COMMUNICATIONS: PROCEEDINGS OF THE 7TH WSEAS INTERNATIONAL CONFERENCE ON ELECTRONICS, HARDWARE, WIRELESS AND OPTICAL COMMUNICATIONS (EHAC '08), 2008, : 118 - +
- [40] Self-pulsating semiconductor lasers for high bit-rate all-optical clock recovery ACTIVE AND PASSIVE OPTICAL COMPONENTS FOR COMMUNICATIONS VI, 2006, 6389