Multiple-bit-rate clock recovery circuit: theory

被引：0
|
作者：
Conductus, Inc., 969 West Maude Ave, Sunnyvale, CA 94086, United States [1 ]
机构：
来源：
Supercond Sci Technol | / 11卷 / 925-928期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] Design of monolithic CMOS clock recovery circuit
    College of Information Technology and Science, Nankai University, Tianjin 300071, China
    Dianzi Yu Xinxi Xuebao, 2007, 6 (1496-1499):
  • [22] PHASE MODULATION CLOCK RECOVERY CIRCUIT.
    Levy, D.E.
    IBM Technical Disclosure Bulletin, 1972, 15 (07): : 2350 - 2351
  • [23] Optical clock recovery from a data stream of an arbitrary bit rate by use of stimulated Brillouin scattering
    Butler, Douglas L.
    Wey, Jun Shan
    Chbat, Michel W.
    Burdge, Geoffrey L.
    Goldhar, Julius
    Optics Letters, 1995, 20 (06): : 560 - 562
  • [24] JITTER WANDER ANALYSIS OF ADAPTIVE CLOCK RECOVERY FOR CONSTANT BIT-RATE SERVICES OVER ATM
    MULVEY, M
    ALLEY, DM
    FLETCHER, I
    BT TECHNOLOGY JOURNAL, 1995, 13 (03): : 46 - 51
  • [25] All-Optical, Bit-Rate Tunable Clock Recovery for NRZ-ASK Signals
    Xie, Yanqiao
    Gao, Ying
    Fu, Jiaojiao
    Gao, Shiming
    2009 LASERS & ELECTRO-OPTICS & THE PACIFIC RIM CONFERENCE ON LASERS AND ELECTRO-OPTICS, VOLS 1 AND 2, 2009, : 269 - 270
  • [26] Design of PRN Based Octa-Rate Clock And Data Recovery Circuit Using FPGA
    Ghuguloth, Sreehitha
    Todima, Sowmya
    Pastham, Sumanjali
    Kumar, Boya Pradeep
    Paidimarry, Chandra Sekhar
    2016 INTERNATIONAL CONFERENCE ON SIGNAL AND INFORMATION PROCESSING (ICONSIP), 2016,
  • [27] An Area- and Power-Efficient Half-Rate Clock and Data Recovery Circuit
    Lee, Yen-Long
    Chang, Soon-Jyh
    Chu, Rong-Sing
    Chen, Yen-Chi
    Goh, Jih Ren
    Huang, Chung-Ming
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 2129 - 2132
  • [28] A Multi-Rate Clock and Data Recovery Circuit for Short-Reach Optical Links
    Guerrero, E.
    Gimeno, C.
    Sanchez-Azqueta, C.
    Aguirre, J.
    Celma, S.
    2016 12TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2016,
  • [29] Clock and Date Recovery Circuit Using 1/4-rate Phase Picking Detector
    Jung, Kisang
    Kim, Kangjik
    Park, Chimin
    Jeong, Sanghoon
    Cho, Seongik
    CISST'10: PROCEEDINGS OF THE 4TH WSEAS INTERNATIONAL CONFERENCE ON CIRCUITS, SYSTEMS, SIGNAL AND TELECOMMUNICATIONS, 2009, : 174 - 177
  • [30] A 155.52 Mbps-3.125 Gbps continuous-rate clock and data recovery circuit
    Yang, Rong-Jyi
    Chao, Kuan-Hua
    Hwu, Sy-Chyuan
    Liang, Chuan-Kang
    Liu, Shen-Iuan
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (06) : 1380 - 1390
12345