Multiple-bit-rate clock recovery circuit: theory

被引：0
|
作者：
Conductus, Inc., 969 West Maude Ave, Sunnyvale, CA 94086, United States [1 ]
机构：
来源：
Supercond Sci Technol | / 11卷 / 925-928期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Multiple-bit-rate clock recovery circuit: theory
    Kaplunenko, V
    SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 1999, 12 (11): : 925 - 928
  • [2] MULTIPLE-BIT-RATE SYNCHRONOUS TERMINALS TOWARDS ISDN
    AIHARA, K
    KIKUCHI, K
    YAMAGUCHI, H
    IEEE COMMUNICATIONS MAGAZINE, 1983, 21 (05) : 45 - 50
  • [3] Bit rate and protocol independent clock and data recovery
    Stilling, B
    ELECTRONICS LETTERS, 2000, 36 (09) : 824 - 825
  • [4] The performance and experimental results of a multiple bit rate symbol timing recovery circuit for PSK receivers
    Yuce, MR
    Liu, WT
    Bharat, B
    Damiano, J
    Franzon, PD
    PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 591 - 594
  • [5] Design of efficient all-optical code-division multiplexing systems supporting multiple-bit-rate and equal-bit-rate transmissions
    Zhang, JG
    Picchi, G
    Sharma, AB
    APPLIED OPTICS, 2000, 39 (14) : 2264 - 2277
  • [6] Design of efficient all-optical code-division multiplexing systems supporting multiple-bit-rate and equal-bit-rate transmissions
    Zhang, Jian-Guo
    Picchi, Giorgio
    Sharma, A.B.
    Applied Optics, 2000, 39 (14): : 2264 - 2277
  • [7] Bit-rate flexible all-optical clock recovery
    Sartorius, B.
    Bornholdt, C.
    Brox, O.
    Ehrke, H.J.
    Hoffmann, D.
    Ludwig, R.
    Moehrle, M.
    Conference on Optical Fiber Communication, Technical Digest Series, 1999,
  • [8] A regenerative prescaled clock recovery for high-bit-rate OTDM systems
    Cisternino, F
    Girardi, R
    Calvani, R
    Riccardi, E
    Garino, P
    Römisch, S
    OPTICAL FIBER TECHNOLOGY, 1999, 5 (03) : 260 - 274
  • [9] Bit-error rate estimation for bang-bang clock and data recovery circuit in high-speed serial links
    Hong, Dongwoo
    Cheng, Kwang-Ting
    26TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2008, : 17 - 22
  • [10] CLOCK RATE LIMIT CIRCUIT
    FARIS, S
    ELECTRONIC ENGINEER, 1970, 29 (06): : 109 - &
12345