Resistance of high power vertical DMOS-transistor functioning in thriode mode

被引：0
|
作者：
Gudyma, Yu.V.
Zinger, Yu.I.
Likhobabin, N.P.
Politanskiy, L.F.
机构：
来源：
Mikroelektronika | 1991年 / 20卷 / 03期
关键词：
3;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：244 / 247
相关论文
共 50 条
  • [1] Calculation of heat mode of switching power DMOS-transistor with vertical structure
    Gudyma, YV
    Melnichuk, SV
    Nikirsa, DD
    Politanskii, LF
    IZVESTIYA VYSSHIKH UCHEBNYKH ZAVEDENII RADIOELEKTRONIKA, 1997, 40 (5-6): : 71 - 73
  • [2] DETERMINATION OF RESISTANCE OF A DMOS POWER TRANSISTOR WITH VERTICAL STRUCTURE
    GUDIMA, YV
    LIKHOBABIN, NP
    POLITANSKY, LF
    IZVESTIYA VYSSHIKH UCHEBNYKH ZAVEDENII RADIOELEKTRONIKA, 1990, 33 (12): : 90 - 93
  • [3] Self heating effects of high power SOI vertical DMOS transistor with lateral drain contacts
    Pinardi, K
    Heinle, U
    Bengtsson, S
    Olsson, J
    PHYSICA SCRIPTA, 2002, T101 : 38 - 41
  • [4] A novel vertical DMOS transistor in SOA technology for RF-power applications
    Nenadovic, N
    Cuoco, V
    Theeuwen, SJCH
    Nanver, LK
    Jos, HFF
    Slotboom, JW
    2002 23RD INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2002, : 159 - 162
  • [5] IMPROVED RUGGEDNESS OF A HIGH-CURRENT VERTICAL POWER DMOS
    KIM, MJ
    MUKHERJEE, S
    YOUNG, JC
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (12) : 2693 - 2694
  • [6] Development of a Physical-Topological Model for the Response of a High-Power Vertical DMOS Transistor to the Effect of Pulsed Gamma-Radiation
    A. V. Khananova
    S. V. Obolensky
    Semiconductors, 2018, 52 : 1477 - 1483
  • [7] Development of a Physical-Topological Model for the Response of a High-Power Vertical DMOS Transistor to the Effect of Pulsed Gamma-Radiation
    Khananova, A. V.
    Obolensky, S. V.
    SEMICONDUCTORS, 2018, 52 (11) : 1477 - 1483
  • [8] Planar vertical DMOS process cuts power-MOSFET specific on-resistance
    Goodenough, F
    ELECTRONIC DESIGN, 1996, 44 (14) : 32 - +
  • [9] Gate-drain capacitance behaviour of the DMOS power transistor under high current flow
    Deml, C
    Hoffmann, K
    PESC 98 RECORD - 29TH ANNUAL IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1 AND 2, 1998, : 1716 - 1719
  • [10] Study of internal behavior in a vertical DMOS transistor under short high current stress by an interferometric mapping method
    Blaho, M
    Pogany, D
    Gornik, E
    Denison, M
    Groos, G
    Stecher, M
    MICROELECTRONICS RELIABILITY, 2003, 43 (04) : 545 - 548
12345