UNIT CELL FOR A PARALLEL MULTIVALUED I2L MULTIPLIER.

被引：0

|

作者：

Varichenko, L.V.

机构：

来源：

Soviet Microelectronics (English Translation of Mikroelektronika) | 1980年 / 9卷 / 05期

关键词：

Compendex;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

COMPUTERS

引用

收藏

页码：230 / 237

相关论文

共 50 条

[1] UNIT-CELL FOR A PARALLEL MULTIVALUED I2L MULTIPLIER
VARICHENKO, LV
LAPSHINOV, ON
SOVIET MICROELECTRONICS, 1980, 9 (05): : 230 - 237
[2] FAST PARALLEL ALGORITHM FOR TERNARY MULTIPLICATION USING MULTIVALUED I2L TECHNOLOGY
DE, M
SINHA, BP
IEEE TRANSACTIONS ON COMPUTERS, 1994, 43 (05) : 603 - 607
[3] LOGIC DESIGN OF MULTIVALUED I2L LOGIC-CIRCUITS
MCCLUSKEY, EJ
IEEE TRANSACTIONS ON COMPUTERS, 1979, 28 (08) : 546 - 559
[4] SOME IMPROVEMENTS IN THE IMPLEMENTATION OF MULTITHRESHOLD AND MULTIVALUED I2L CIRCUITS
PELAYO, F
GARCIA, C
PRIETO, A
LLORIS, A
INTERNATIONAL JOURNAL OF ELECTRONICS, 1989, 66 (01) : 19 - 34
[5] I2L QUASISTATIC MEMORY CELL
BARINOV, VV
IZVESTIYA VYSSHIKH UCHEBNYKH ZAVEDENII RADIOELEKTRONIKA, 1978, 21 (12): : 41 - 46
[6] RADIATION-HARDENED I2L 8 BY 8 MULTIPLIER CIRCUIT
DOYLE, BR
KREPS, SA
VANVONNO, NW
LAKE, GW
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1979, 26 (06) : 4730 - 4734
[7] 肖特基I2L
Frak W.Hewlett
胡祥森
电子计算机动态, 1977, (02) : 46 - 51
[8] SCHOTTKY I2L (SUBSTRATE FED LOGIC) - OPTIMUM FORM OF I2L
WALSH, PS
SUMERLING, GW
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1977, 12 (02) : 123 - 127
[9] SCHOTTKY I2L
HEWLETT, FW
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1975, 10 (05) : 343 - 348
[10] WHATEVER HAPPENED TO - I2L
不详
IEEE SPECTRUM, 1985, 22 (01) : 26 - 26

← 1 2 3 4 5 →