Efficient extraction method for frequency-dependent parameters of on-chip interconnects in high-speed ICs

被引:0
|
作者
机构
关键词
Finite difference method - Large scale systems - Microprocessor chips - Time domain analysis;
D O I
暂无
中图分类号
学科分类号
摘要
An efficient two-dimensional finite difference time domain method was used for the accurate computation of frequency-dependent parameters of on-chip interconnects in high-speed ICs. A graded mesh algorithm and the lossy absorbing boundary condition were adopted to reduce the number of spatial grid points. The introduction of time series prediction method to predict the signal in time domain or extract the parameters of uniform transmission lines in frequency domain reduces computation time drastically. This algorithm can significantly reduce CPU time and storage requirements as compared with the conventional three-dimensional finite difference time. The losses of Si substrate and conductor are included in the analysis. The simulation results are in good agreement with the results obtained by other methods and measurement.
引用
收藏
页码:161 / 164
相关论文
共 50 条
  • [41] High-speed on-chip light sources at the nanoscale
    Li, Xi
    Gu, Qing
    ADVANCES IN PHYSICS-X, 2019, 4 (01):
  • [42] Scalable model of on-wafer interconnects for high-speed CMOS ICs
    Shi, Xiaomeng
    Yeo, Kiat Seng
    Ma, Jian-Guo
    Do, Manh Anh
    Li, Erping
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2006, 29 (04): : 770 - 776
  • [43] Fiber weave effect, frequency dependent parameters and crosstalk on high speed interconnects
    Brinaru, Diana
    2020 28TH TELECOMMUNICATIONS FORUM (TELFOR), 2020, : 229 - 232
  • [44] Impact of probe placement on high frequency measurements of on-chip interconnects
    Kim, J
    Neikirk, DP
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2004, : 29 - 32
  • [45] A high-speed and lightweight on-chip crossbar switch scheduler for on-chip interconnection networks
    Lee, KM
    Lee, SJ
    Yoo, HJ
    ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 453 - 456
  • [46] Waveform relaxation techniques for simulation of coupled interconnects with frequency-dependent parameters
    Nakhla, Natalie
    Ruehli, Albert E.
    Nakhla, Michel S.
    Achar, Ram
    Chen, Changzhong
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2007, 30 (02): : 257 - 269
  • [47] Waveform relaxation techniques for simulation of coupled interconnects with frequency-dependent parameters
    Nakhla, N
    Ruehli, A
    Nakhla, M
    Achar, R
    Chen, CZ
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2004, : 47 - 50
  • [48] Broadband On-Chip Transmission Line Characterization Used in High-Speed and High-Frequency Communications
    Huang, Chien-Chang
    Fu, Wen-Tsao
    Cheng, Kuan-Chien
    2021 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2021,
  • [49] High speed current-mode signaling circuits for on-chip interconnects
    Katoch, A
    Veendrick, H
    Seevinck, E
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4138 - 4141
  • [50] Accurate analysis of switching patterns in high speed on-chip global interconnects
    Roy, Abinash
    Jha, Sharada
    Chowdhury, Masud H.
    2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 705 - 708