Efficient extraction method for frequency-dependent parameters of on-chip interconnects in high-speed ICs

被引:0
|
作者
机构
关键词
Finite difference method - Large scale systems - Microprocessor chips - Time domain analysis;
D O I
暂无
中图分类号
学科分类号
摘要
An efficient two-dimensional finite difference time domain method was used for the accurate computation of frequency-dependent parameters of on-chip interconnects in high-speed ICs. A graded mesh algorithm and the lossy absorbing boundary condition were adopted to reduce the number of spatial grid points. The introduction of time series prediction method to predict the signal in time domain or extract the parameters of uniform transmission lines in frequency domain reduces computation time drastically. This algorithm can significantly reduce CPU time and storage requirements as compared with the conventional three-dimensional finite difference time. The losses of Si substrate and conductor are included in the analysis. The simulation results are in good agreement with the results obtained by other methods and measurement.
引用
收藏
页码:161 / 164
相关论文
共 50 条
  • [31] Energy Efficiency Optimization Through Codesign of the Transmitter and Receiver in High-Speed On-Chip Interconnects
    Weng, Shih-Hung
    Zhang, Yulei
    Buckwalter, James F.
    Cheng, Chung-Kuan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (04) : 938 - 942
  • [32] On-Chip Efficient Round-Robin Scheduler for High-Speed Interconnection
    Surapong, Pongyupinpanich
    Glesner, Manfred
    2011 22ND IEEE INTERNATIONAL SYMPOSIUM ON RAPID SYSTEM PROTOTYPING (RSP), 2011, : 199 - 202
  • [33] High-speed on-chip and chip-to-chip optical interconnection
    Tsuda, H
    Nakahara, T
    FUNDAMENTAL PROBLEMS OF OPTOELECTRONICS AND MICROELECTRONICS, 2003, 5129 : 18 - 23
  • [34] High-frequency characterization of on-chip digital interconnects
    Kleveland, B
    Qi, XN
    Madden, L
    Furusawa, T
    Dutton, RW
    Horowitz, MA
    Wong, SS
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (06) : 716 - 725
  • [35] Computer-aided analysis of on-chip interconnects near semiconductor substrate for high-speed VLSI
    Yuan, ZY
    Li, ZF
    Zou, ML
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (09) : 990 - 998
  • [36] A passive algorithm for modeling frequency-dependent parameters of coupled interconnects
    Paul, D.
    Nakhla, M. S.
    Achar, R.
    Weisshaar, A.
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2006, : 185 - +
  • [37] An Efficient Method for Transient Simulation of High-Speed Interconnects with Nonlinear Terminations
    Farhan, Mina
    Gad, Emad
    Nakhla, Michel
    Achar, Ram
    2012 IEEE 21ST CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2012, : 119 - 122
  • [38] Efficient simulation of interconnects in high-speed circuits
    Dautbegovic, E
    Condon, M
    2003 HIGH FREQUENCY POSTGRADUATE STUDENT COLLOQUIUM, 2003, : 81 - 84
  • [39] High-speed flex-circuit chip-to-chip interconnects
    Braunisch, Henning
    Jaussi, James E.
    Mix, Jason A.
    Trobough, Mark B.
    Horine, Bryce D.
    Prokofiev, Victor
    Lu, Daoqiang
    Baskaran, Rajashree
    Meier, Pascal C. H.
    Han, Dong-Ho
    Mallory, Kent E.
    Leddige, Michael W.
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2008, 31 (01): : 82 - 90
  • [40] Efficient passive macromodelling of high-speed interconnects
    Walkey, Carl
    Paul, Douglas
    Nakhla, Michel S.
    Achar, Ramachandra
    2007 INTERNATIONAL SYMPOSIUM ON SIGNALS, SYSTEMS AND ELECTRONICS, VOLS 1 AND 2, 2007, : 266 - 269