Efficient extraction method for frequency-dependent parameters of on-chip interconnects in high-speed ICs

被引:0
|
作者
机构
关键词
Finite difference method - Large scale systems - Microprocessor chips - Time domain analysis;
D O I
暂无
中图分类号
学科分类号
摘要
An efficient two-dimensional finite difference time domain method was used for the accurate computation of frequency-dependent parameters of on-chip interconnects in high-speed ICs. A graded mesh algorithm and the lossy absorbing boundary condition were adopted to reduce the number of spatial grid points. The introduction of time series prediction method to predict the signal in time domain or extract the parameters of uniform transmission lines in frequency domain reduces computation time drastically. This algorithm can significantly reduce CPU time and storage requirements as compared with the conventional three-dimensional finite difference time. The losses of Si substrate and conductor are included in the analysis. The simulation results are in good agreement with the results obtained by other methods and measurement.
引用
收藏
页码:161 / 164
相关论文
共 50 条
  • [1] Fast EMC Analysis High-speed Interconnects With Frequency-Dependent Parameters
    Shinh, Gurpreet
    Nakhla, Natalie
    Achar, Ram
    Nakhla, Michel
    Erdin, Ihsan
    2006 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1-3, PROCEEDINGS, 2006, : 556 - 559
  • [2] Modeling the frequency-dependent parameters of high-speed interconnects: A neural network approach
    Veluswami, A
    Nakhla, MS
    Zhang, QJ
    1997 IEEE MULTI-CHIP MODULE CONFERENCE - PROCEEDINGS, 1997, : 114 - 117
  • [3] Efficient and accurate extraction of frequency-dependent resistance and inductance parameters of interconnects
    Univ of California at Santa Cruz, Santa Cruz, United States
    IEEE Top Meet Ekectr Perform Electron Packag, (261-264):
  • [4] A unified RLC model for high-speed on-chip interconnects
    Sim, SP
    Krishnan, S
    Petranovic, DM
    Arora, ND
    Lee, KR
    Yang, CY
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (06) : 1501 - 1510
  • [5] Frequency-dependent parameter extraction of on-chip interconnects by combination of two-dimensional FDTD and time signal prediction method
    Yuan, ZY
    Li, ZF
    Zou, ML
    ELECTRONICS LETTERS, 1999, 35 (07) : 557 - 558
  • [6] Efficient computation of frequency-dependent parameters for on-chip interconnects via two-dimensional FDTD and time signal prediction technique
    Yuan, ZY
    Li, ZF
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 1999, 22 (04): : 665 - 672
  • [7] Performance limitation of on-chip global interconnects for high-speed signaling
    Tsuchiya, A
    Gotoh, Y
    Hashimoto, M
    Onodera, H
    PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 489 - 492
  • [8] Performance limitation of on-chip global interconnects for high-speed signaling
    Tsuchiya, A
    Hashimoto, M
    Onodera, H
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (04) : 885 - 891
  • [9] High-speed completion detection for current sensing on-chip interconnects
    Nigussie, E.
    Plosila, J.
    Isoaho, J.
    ELECTRONICS LETTERS, 2009, 45 (11) : 547 - +
  • [10] Design guideline for resistive termination of on-chip high-speed interconnects
    Tsuchiya, A
    Hashimoto, M
    Onodera, H
    CICC: PROCEEDINGS OF THE IEEE 2005 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2005, : 613 - 616