PARALLEL PIPELINE MULTIPLIER IN A SIGNAL PROCESSOR.

被引：0
|
作者：
Anon
机构：
来源：
IBM technical disclosure bulletin | 1985年 / 28卷 / 02期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：547 / 549
相关论文
共 50 条
  • [41] JAPANESE WORD PROCESSOR.
    Mori, Ken-ichi
    Kawada, Tsutomu
    Amano, Shin-ya
    Japan Annual Reviews in Electronics, Computers & Telecommunications, 1983, 7 : 119 - 128
  • [42] CUSP: A 2- mu M CMOS DIGITAL SIGNAL PROCESSOR.
    Linderman, Richard W.
    Chau, Paul M.
    Ku, Walter H.
    Reusens, Peter P.
    IEEE Journal of Solid-State Circuits, 1984, SC-20 (03) : 761 - 769
  • [43] LOW-COST REAL-TIME SERVICE DIGITAL SIGNAL PROCESSOR.
    Cohn-Sfetcu, Sorin
    Doyle, John
    IEEE Transactions on Communications, 1978, COM-26 (05): : 626 - 631
  • [44] EXTENDED FUNCTIONS OF A SERVICE PROCESSOR.
    Anon
    IBM technical disclosure bulletin, 1985, 27 (11): : 6600 - 6603
  • [45] A pipeline parallel architecture for a fuzzy inference processor
    Ascia, G
    Catania, V
    NINTH IEEE INTERNATIONAL CONFERENCE ON FUZZY SYSTEMS (FUZZ-IEEE 2000), VOLS 1 AND 2, 2000, : 257 - 262
  • [46] COMMUNICATION MECHANISM BETWEEN A SERVICE PROCESSOR AND A PROCESSOR.
    Anon
    IBM technical disclosure bulletin, 1986, 28 (12): : 5185 - 5186
  • [47] COROTATING DISK PLASTICS PROCESSOR.
    Tadmor, Z.
    Valsamis, L.N.
    Yang, J.C.
    Mehta, P.S.
    Duran, O.
    Hinchcliffe, J.C.
    Journal of Polymer Engineering, 1983, 3 (01): : 29 - 62
  • [48] ROBUST ADAPTIVE ARRAY PROCESSOR.
    Godara, Lal Chand
    1600, (CAS-34):
  • [49] DIPS COMMUNICATION CONTROL PROCESSOR.
    Tomaru, Keisuke
    Naemura, Kenji
    Itoh, Koshiro
    Sasaki, Mikio
    Maeda, Hideaki
    1978, 26 (1-2): : 257 - 267
  • [50] SINGLE CHIP DIGITAL SIGNAL PROCESSOR. PART 2 - INSTRUCTIONS AND ALGORITHMS.
    Pickvance, Richard
    Electronic Engineering (London), 1985, 57 (699): : 55 - 58
12345