PARALLEL PIPELINE MULTIPLIER IN A SIGNAL PROCESSOR.

被引：0
|
作者：
Anon
机构：
来源：
IBM technical disclosure bulletin | 1985年 / 28卷 / 02期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：547 / 549
相关论文
共 50 条
  • [31] LINEAR EXTENDED ADDRESSING FEATURE IN A GENERAL-PURPOSE SIGNAL PROCESSOR.
    Anon
    IBM technical disclosure bulletin, 1985, 28 (02): : 588 - 591
  • [32] Design and Implementation of Parallel Pipeline Processor
    Fan, Hongyu
    Zhang, Hui
    Jiang, Nan
    Guo, Dongwei
    PROCEEDINGS OF THE 2017 2ND INTERNATIONAL CONFERENCE ON MATERIALS SCIENCE, MACHINERY AND ENERGY ENGINEERING (MSMEE 2017), 2017, 123 : 370 - 374
  • [33] TRACKING ARRAY PROCESSOR.
    Hiner III, Frank P.
    1978, : 122 - 124
  • [34] IMPLEMENT COMPLEX ANALOG FILTERS WITH A REAL-TIME SIGNAL PROCESSOR.
    Holm, Robert E.
    EDN, 1979, 24 (21) : 171 - 180
  • [35] Communication Cellular Processor.
    Cordonnier, V.
    Cousin, R.
    Digital Processes, 1976, 2 (04): : 273 - 289
  • [36] DATABASE CONCURRENT PROCESSOR.
    Luque, Emilio
    Ruz, Jose J.
    Ripoll, Ana
    Bautista, Alfredo
    Journal of the New England Water Pollution Control Association, 1979, : 273 - 279
  • [37] VIDEO SLIDE PROCESSOR.
    Muta, Shinichiro
    Konishi, Kiyomi
    National technical report, 1984, 30 (04): : 499 - 505
  • [38] BEYOND THE WORD PROCESSOR.
    Lemmons, Phil
    Byte, 1984, 9 (01): : 53 - 54
  • [39] INNER PRODUCT PROCESSOR.
    Frietman, E.E.E.
    Bruggeman, F.
    1600, (21): : 1 - 5
  • [40] PROGRAMMABLE COMMUNICATIONS PROCESSOR.
    Anon
    1985, (27):
12345