Sequential circuit fault simulation using logic emulation

被引：0
|
作者：
Hwang, Shih-Arn [1 ]
Hong, Jin-Hua [1 ]
Wu, Cheng-Wen [1 ]
机构：
[1] Natl Tsing Hua Univ, Hsinchu, Taiwan
来源：
| 1998年 / IEEE, Piscataway, NJ, United States卷 / 17期
关键词：
Number:; NSC87-2215-E007-018; Acronym:; NSC; Sponsor: National Science Council;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Sequential circuit fault simulation using logic emulation
    Hwang, SA
    Hono, JH
    Wu, CW
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (08) : 724 - 736
  • [2] Combinational circuit fault diagnosis using logic emulation
    Lu, SK
    Chen, JL
    Wu, CW
    Chang, WF
    Huang, SY
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 549 - 552
  • [3] Data parallel sequential circuit fault simulation
    Amin, MB
    Vinnakota, B
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 512 - 515
  • [4] PROBABILISTIC MODELING AND FAULT ANALYSIS IN SEQUENTIAL LOGIC USING COMPUTER-SIMULATION
    DAS, SR
    JONE, WB
    WONG, KL
    IEEE TRANSACTIONS ON SYSTEMS MAN AND CYBERNETICS, 1990, 20 (02): : 490 - 498
  • [5] NONTRANSIENT FAULT TESTING IN SEQUENTIAL LOGIC-CIRCUITS USING STOCHASTIC MODELING AND SIMULATION
    DAS, SR
    CYBERNETICS AND SYSTEMS, 1989, 20 (01) : 15 - 27
  • [6] Fault simulation in Sequential Multi-Valued Logic Networks
    Drechsler, R
    Keim, M
    Becker, B
    27TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - 1997 PROCEEDINGS, 1997, : 145 - 150
  • [7] SCINDY: Logic crosstalk delay fault simulation in sequential circuits
    Phadoongsidhi, M
    Saluja, KK
    18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 820 - 823
  • [8] Improved fault emulation for synchronous sequential circuits
    Raik, J
    Ellervee, P
    Tihhomirov, V
    Ubar, R
    DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2005, : 72 - 78
  • [9] Fault Emulation with optimized assignment of circuit nodes to Fault Injectors
    Sedaghat-Maman, R
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : E135 - E138
  • [10] Simulation of sequential circuits using logic programming
    Lyul'kin, AE
    AUTOMATIC CONTROL AND COMPUTER SCIENCES, 1999, 33 (02) : 43 - 50
12345