Low power 50 MHz FFT processor with cyclic extension and shaping filter

被引：0
|
作者：
Bickerstaff, M. [1 ]
Arivoli, T. [1 ]
Ryan, P.J. [1 ]
Weste, N. [1 ]
Skellern, D. [1 ]
机构：
[1] Macquarie Univ, Sydney
来源：
Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC | 1998年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：335 / 336
相关论文
共 50 条
  • [11] A register array based low power FFT processor for speech recognition
    Wu, Gin-Der
    Lei, Ying
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2008, 24 (03) : 981 - 991
  • [12] LOW-POWER APPLICATION-SPECIFIC PROCESSOR FOR FFT COMPUTATIONS
    Pitkanen, Teemu
    Takala, Jarmo
    2009 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1- 8, PROCEEDINGS, 2009, : 593 - 596
  • [13] Low power pipelined radix-2 FFT processor for speech recognition
    Wu, Gin-Der
    Lei, Ying
    PROCEEDINGS OF THE 2006 IEEE/SMC INTERNATIONAL CONFERENCE ON SYSTEM OF SYSTEMS ENGINEERING, 2006, : 280 - +
  • [14] Design of FFT processor using low power Vedic multiplier for wireless communication
    Padma, C.
    Jagadamba, P.
    Reddy, P. Ramana
    COMPUTERS & ELECTRICAL ENGINEERING, 2021, 92 (92)
  • [15] Low-Power Application-Specific FFT Processor for LTE Applications
    Patyk, Tomasz
    Guevorkian, David
    Pitkanen, Teemu
    Jaaskelainen, Pekka
    Takala, Jarmo
    2013 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (IC-SAMOS), 2013, : 28 - 32
  • [16] A low-power reconfigurable mixed-radix FFT/IFFT processor
    Lai, Chi-Chen
    Hwang, Wei
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1931 - +
  • [17] Design of low power and high speed FFT/IFFT processor for UWB system
    State Key Lab. of ASIC and System Micro-/Nano-Electronics Science and Technology Innovation Platform, Fudan University, Shanghai 201203, China
    Tongxin Xuebao/Journal on Communications, 2008, 29 (09): : 40 - 45
  • [18] A low-power, high-performance, 1024-point FFT processor
    Baas, BM
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (03) : 380 - 387
  • [19] A delay spread based low power reconfigurable FFT processor architecture for wireless receivers
    Hasan, M
    Arslan, T
    Thompson, JS
    INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2003, : 135 - 138
  • [20] A triple port ram based low power commutator architecture for a pipelined FFT processor
    Hasan, M
    Arslan, T
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 353 - 356
12345