Wafer scale packaging based on underfill applied at the wafer level for low-cost flip chip processing

被引：0
|
作者：
Johnson, C.Dustin [1 ]
Baldwin, Daniel F. [1 ]
机构：
[1] Georgia Inst of Technology, Atlanta, United States
来源：
Proceedings - Electronic Components and Technology Conference | 1999年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：950 / 954
相关论文
共 50 条
  • [21] Room temperature stable underfill with novel latent catalyst for wafer level flip-chip packaging applications
    Sun, Yangyang
    Wong, C. P.
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 1905 - +
  • [22] Silicon Based Wafer-level Packaging for Flip-chip LEDs
    Chen, Dong
    Zhang, Li
    Chen, Haijie
    Tan, K. H.
    Lai, C. M.
    2015 16TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2015,
  • [23] Flip chip processing using wafer-applied underfills
    Busch, SC
    Baldwin, DF
    55th Electronic Components & Technology Conference, Vols 1 and 2, 2005 Proceedings, 2005, : 297 - 306
  • [24] Wafer-level processing cuts chip-stole packaging cost
    Morrison, D
    ELECTRONIC DESIGN, 1999, 47 (21) : 29 - 29
  • [25] Wafer level underfill - Processing and reliability
    Nguyen, L
    Nguyen, H
    Negasi, A
    Tong, Q
    Hong, SH
    TWENTY SEVENTH ANNUAL IEEE/CPMT/SEMI INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 2002, : 53 - 62
  • [26] Wafer Level Underfill for Area Array Cu Pillar Flip Chip Packaging of Ultra Low-k Chips on Organic Substrates
    Nah, Jae-Woong
    Gaynes, Michael
    Perfecto, Eric
    Feger, Claudius
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 1233 - 1238
  • [27] Wafer-scale packaging will become a low-cost alternative by 2003
    Kimura, M
    SOLID STATE TECHNOLOGY, 2000, 43 (07) : 67 - 68
  • [28] A low cost wafer level packaging process
    Kapoor, R
    Khim, SY
    Hwa, GH
    TWENTY SIXTH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, PROCEEDINGS, 2000, : 94 - 101
  • [29] The underfIll processing technologies for flip chip packaging
    Chai, K
    Wu, L
    POLYTRONIC 2001, PROCEEDINGS, 2001, : 119 - 123
  • [30] Recent advances on a wafer-level flip chip packaging process
    Tong, Q
    Ma, B
    Zhang, E
    Savoca, A
    Nguyen, L
    Quentin, C
    Luo, S
    Li, H
    Fan, L
    Wong, CP
    50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 101 - 106
12345