Wafer scale packaging based on underfill applied at the wafer level for low-cost flip chip processing

被引：0
|
作者：
Johnson, C.Dustin [1 ]
Baldwin, Daniel F. [1 ]
机构：
[1] Georgia Inst of Technology, Atlanta, United States
来源：
Proceedings - Electronic Components and Technology Conference | 1999年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：950 / 954
相关论文
共 50 条
  • [1] Wafer scale packaging based on underfill applied at the wafer level for low-cost flip chip processing
    Johnson, CD
    Baldwin, DF
    49TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1999 PROCEEDINGS, 1999, : 950 - 954
  • [2] Wafer scale packaging based on underfill applied at wafer level for low cost flip chip processing
    Johnson, CD
    Baldwin, DF
    1999 INTERNATIONAL CONFERENCE ON HIGH DENSITY PACKAGING AND MCMS, PROCEEDINGS, 1999, 3830 : 371 - 375
  • [3] Coating and dicing of wafer applied underfills for low-cost flip chip processing
    Busch, SC
    Lu, JC
    Smith, B
    Baldwin, DF
    INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS: PROCESSES, PROPERTIES AND INTERFACES, PROCEEDINGS, 2000, : 175 - 179
  • [4] Wafer level flip chip packaging
    Tong, QK
    Ma, B
    Savoca, A
    MICRO MATERIALS, PROCEEDINGS, 2000, : 244 - 244
  • [5] Low-cost wafer level packaging process
    Kapoor, R
    Khim, SY
    Fiwa, GH
    MICROELECTRONIC YIELD, RELIABILITY, AND ADVANCED PACKAGING, 2000, 4229 : 183 - 190
  • [6] Backend processing for wafer level chip scale packaging
    Hunt, JR
    IEEE/CPMT/SEMI(R) 28TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 2003, : 187 - 193
  • [7] Characterization of flip chip assembly utilizing wafer applied underfill
    Yala, N
    Danvir, J
    Qi, J
    Kulkarni, P
    Crane, L
    Konarski, M
    Yaeger, E
    Tishkoff, R
    Krug, P
    Johnson, RW
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 1380 - 1384
  • [8] Low-cost, wafer level underfilling and reliability testing of flip chip devices
    Grieve, A
    Capote, MA
    Lenos, HA
    Soriano, A
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1492 - 1498
  • [9] Flip chip wafer level packaging of a flexible chip scale package (CSP)
    Hotchkiss, G
    Amador, G
    Edwards, D
    Hundt, P
    Stark, L
    Stierman, R
    Heinen, G
    1999 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 1999, 3906 : 555 - 562
  • [10] Wafer level packaging of a tape flip-chip chip scale packages
    Hotchkiss, G
    Amador, G
    Edwards, D
    Hundt, P
    Stark, L
    Stierman, R
    Heinen, G
    MICROELECTRONICS RELIABILITY, 2001, 41 (05) : 705 - 713
12345