Improving system performance with compressed memory

被引:0
|
作者
Roy, Sumit [1 ]
Kumar, Raj [1 ]
Prvulovic, Milos [1 ,2 ]
机构
[1] Client and Media Systems Laboratory, HP Laboratories Palo Alto
[2] University of Illinois, Urbana-Champaign, IL
来源
HP Laboratories Technical Report | 2001年 / 111期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
12
引用
收藏
相关论文
共 50 条
  • [41] Improving Performance by Reducing Aborts in Hardware Transactional Memory
    Ansari, Mohammad
    Khan, Behram
    Lujan, Mikel
    Kotselidis, Christos
    Kirkham, Chris
    Watson, Ian
    HIGH PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS, PROCEEDINGS, 2010, 5952 : 35 - +
  • [42] Improving the Concurrency Performance of Persistent Memory Transactions on Multicores
    Wang, Qing
    Lu, Youyou
    Wu, Zhongjie
    Yang, Fan
    Shu, Jiwu
    PROCEEDINGS OF THE 2020 57TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2020,
  • [43] Improving performance of an underloaded sewerage system
    ARMSTRONG ET
    1600, (102):
  • [44] IMPROVING SUBSURFACE DISPOSAL SYSTEM PERFORMANCE
    JONES, EE
    JOURNAL OF ENVIRONMENTAL HEALTH, 1978, 40 (04) : 186 - 190
  • [45] Improving compressed air system efficiency - Know what you really need
    Terrell, RE
    ENERGY ENGINEERING, 1999, 96 (01) : 7 - 15
  • [46] Improving the performance of the amblyopic visual system
    Levi, Dennis M.
    Li, Roger W.
    PHILOSOPHICAL TRANSACTIONS OF THE ROYAL SOCIETY B-BIOLOGICAL SCIENCES, 2009, 364 (1515) : 399 - 407
  • [47] Improving system performance through benchmarking
    Watson, JJ
    ASHRAE JOURNAL, 2005, 47 (03) : 56 - +
  • [48] IMPROVING PRIMARY SYSTEM INSULATION PERFORMANCE
    GILBERT, KT
    PATEL, RL
    TRANSACTIONS OF THE AMERICAN NUCLEAR SOCIETY, 1984, 46 : 114 - 115
  • [49] On Improving the performance of an Adaptive Optics System
    Mozurkewich, D.
    UV/OPTICAL/IR SPACE TELESCOPES AND INSTRUMENTS: INNOVATIVE TECHNOLOGIES AND CONCEPTS V, 2011, 8146
  • [50] A unified compressed memory hierarchy
    Hallnor, EG
    Reinhardt, SK
    11TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2005, : 201 - 212