共 50 条
- [2] A REAL-TIME EXPERIMENT USING A 50-NEURON CMOS ANALOG SILICON CHIP WITH ON-CHIP DIGITAL LEARNING IEEE TRANSACTIONS ON NEURAL NETWORKS, 1991, 2 (04): : 461 - 464
- [3] The CMOS design of robust neural chip with the on-chip learning capability ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 3, 1996, : 426 - 429
- [4] A CMOS ANALOG ADAPTIVE BAM WITH ON-CHIP LEARNING AND WEIGHT REFRESHING IEEE TRANSACTIONS ON NEURAL NETWORKS, 1993, 4 (03): : 445 - 455
- [6] The multi-chip design of analog CMOS expandable modified Hamming neural network with on-chip learning and storage for pattern classification ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 565 - 568
- [7] Design of an analog CMOS self-learning MLP chip ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : B46 - B49
- [10] Image Recognition in Analog VLSI with On-Chip Learning ARTIFICIAL NEURAL NETWORKS - ICANN 2009, PT I, 2009, 5768 : 429 - 438