Design consideration for SOI gate controlled hybrid transistor operating at low voltage

被引：0
|
作者：
Huang, Ru [1 ]
Yang, Bing [1 ]
Zhang, Xing [1 ]
Wang, YangYuan [1 ]
机构：
[1] Peking Univ, Beijing, China
来源：
International Conference on Solid-State and Integrated Circuit Technology Proceedings | 1998年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
6
引用
收藏
页码：728 / 731
相关论文
共 50 条
  • [41] Dual-gate low-voltage organic transistor for pressure sensing
    Tsuji, Yushi
    Sakai, Heisuke
    Feng, Linrun
    Guo, Xiaojun
    Murata, Hideyuki
    APPLIED PHYSICS EXPRESS, 2017, 10 (02)
  • [42] Design considerations for PD/SOI SRAM: Impact of gate leakage and threshold voltage variation
    Kanj, Rouwaida
    Joshi, Rajiv V.
    Sivagnaname, Jayakumaran
    Kuang, Jente B.
    Acharyya, Dhruva
    Nguyen, Tuyet Y.
    Nassif, Sani
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2008, 21 (01) : 33 - 40
  • [43] Variable Voltage IGBT Gate Driver for Low Voltage Hybrid Circuit Breaker
    Askan, Kenan
    Schasfoort, Peter
    2021 IEEE FOURTH INTERNATIONAL CONFERENCE ON DC MICROGRIDS (ICDCM), 2021,
  • [44] High-mobility and low-operating voltage organic thin film transistor with epoxy based siloxane binder as the gate dielectric
    Tewari, Amit
    Gandla, Srinivas
    Pininti, Anil Reddy
    Karuppasamy, K.
    Boehm, Siva
    Bhattacharyya, Arup R.
    McNeill, Christopher R.
    Gupta, Dipti
    APPLIED PHYSICS LETTERS, 2015, 107 (10)
  • [45] Vertical Surrounding Gate Transistor for High Density and Low Voltage Operation in DRAM
    Wang, Wenqi
    Yi, Sang Don
    Li, Fu
    Cao, Qingchen
    Shi, Jiangliu
    Kang, Bok-Moon
    Jin, Meichen
    Liu, Chang
    Wu, Zhenhua
    Wang, Guilei
    Zhao, Chao
    IEEE ACCESS, 2024, 12 : 46504 - 46511
  • [46] A 'self-body-biased' SOI MOSFET: A novel body-voltage-controlled SOI MOSFET for low voltage applications
    Terauchi, M., 2014, Japan Society of Applied Physics (42):
  • [47] A 'Self-Body-Biased' SOI MOSFET: A novel body-voltage-controlled SOI MOSFET for low voltage applications
    Terauchi, M
    Funakoshi, S
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (4B): : 2014 - 2019
  • [48] Circuit technology for giga-bit/low voltage operating SOI-DRAM
    Yasuoka, A
    Arimoto, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1997, E80C (03) : 436 - 442
  • [49] Highly Reliable BEOL-Transistor with Oxygen-controlled InGaZnO and Gate/Drain Offset Design for High/Low Voltage Bridging I/O Operations
    Kaneko, K.
    Inoue, N.
    Saito, S.
    Furutake, N.
    Sunamura, H.
    Kawahara, J.
    Hane, M.
    Hayashi, Y.
    2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
  • [50] A low power four transistor Schmitt Trigger for asymmetric double gate fully depleted SOI devices
    Cakici, T
    Bansal, A
    Roy, K
    2003 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2003, : 21 - 22
12345