Design consideration for SOI gate controlled hybrid transistor operating at low voltage

被引：0
|
作者：
Huang, Ru [1 ]
Yang, Bing [1 ]
Zhang, Xing [1 ]
Wang, YangYuan [1 ]
机构：
[1] Peking Univ, Beijing, China
来源：
International Conference on Solid-State and Integrated Circuit Technology Proceedings | 1998年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
6
引用
收藏
页码：728 / 731
相关论文
共 50 条
  • [31] High performance and the low voltage operating InGaZnO thin film transistor
    Son, Dae-ho
    Kim, Dae-Hwan
    Sung, Shi-Joon
    Jung, Eun-Ae
    Kang, Jin-Kyu
    CURRENT APPLIED PHYSICS, 2010, 10 (04) : E157 - E160
  • [32] Low operating voltage n-channel organic field effect transistor using epoxy based photoresist gate dielectric
    Kumar, S.
    Pradhan, S.
    Dhar, A.
    MATERIALS RESEARCH EXPRESS, 2014, 1 (03):
  • [33] Low-operating-voltage pentacene field-effect transistor with a high-dielectric-constant polymeric gate dielectric
    Kim, Se Hyun
    Yang, Sang Yoon
    Shin, Kwonwoo
    Jeon, Hayoung
    Lee, Jong Won
    Hong, Ki Pyo
    Park, Chan Eon
    APPLIED PHYSICS LETTERS, 2006, 89 (18)
  • [34] Modeling and design of a low-voltage SOI suspended-gate MOSFET (SG-MOSFET) with a metal-over-gate architecture
    Ionescu, AM
    Pott, V
    Fritschi, R
    Banerjee, K
    Declercq, MJ
    Renaud, P
    Hibert, C
    Fluckiger, P
    Racine, GA
    PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2002, : 496 - 501
  • [35] Low voltage/low power sub 50 nm double gate SOI ratioed logic
    Mitra, S
    Salman, A
    Ioannou, DP
    Tretz, C
    Ioannou, DE
    2003 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2003, : 177 - 178
  • [36] Design of charge pump circuit with consideration of gate-oxide reliability in low-voltage CMOS processes
    Ker, MD
    Chen, SL
    Tsai, CS
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (05) : 1100 - 1107
  • [37] MODELING AND DESIGN OF TRANSISTOR-CONTROLLED AC VOLTAGE REGULATORS
    HAMED, SA
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1990, 69 (03) : 421 - 434
  • [38] Design Optimization of Voltage Controlled Oscillators in Consideration of Parasitic Capacitance
    Murakami, Rui
    Hara, Shoichi
    Okada, Kenichi
    Matsuzawa, Akira
    2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 1010 - 1013
  • [39] Analytical modeling of the two-dimensional potential distribution and threshold voltage of the SOI four-gate transistor
    Akarvardar, Kerem
    Cristoloveanu, Sorin
    Gentil, Pierre
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (10) : 2569 - 2577
  • [40] Ballistic Current-Voltage Model in Depletion All Around Operation of the SOI Four-Gate Transistor
    Jahangir, Shafat
    Jahangir, Ifat
    Khosru, Quazi D. M.
    Hossain, Shahera
    TENCON 2010: 2010 IEEE REGION 10 CONFERENCE, 2010, : 1927 - 1932
12345