Design consideration for SOI gate controlled hybrid transistor operating at low voltage

被引：0
|
作者：
Huang, Ru [1 ]
Yang, Bing [1 ]
Zhang, Xing [1 ]
Wang, YangYuan [1 ]
机构：
[1] Peking Univ, Beijing, China
来源：
International Conference on Solid-State and Integrated Circuit Technology Proceedings | 1998年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
6
引用
收藏
页码：728 / 731
相关论文
共 50 条
  • [21] Raised-Source/Drain Double-Gate Transistor Design Optimization for Low Operating Power
    Chen, Deirdre
    Jacobson, Zachery A.
    Liu, Tsu-Jae King
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (03) : 1040 - 1045
  • [22] EFFECT OF TRANSISTOR COLLECTOR DESIGN ON OPERATING VOLTAGE AND SECOND BREAKDOWN
    REICH, B
    SOLID STATE TECHNOLOGY, 1968, 11 (06) : 49 - &
  • [23] Ultra low voltage SOI CMOS pass-gate logic
    Toshiba Corp, Kawasaki-shi, Japan
    IEICE Trans Electron, 3 (472-477):
  • [24] An ultra low voltage SOI CMOS pass-gate logic
    Fuse, T
    Oowaki, Y
    Terauchi, M
    Watanabe, S
    Yoshimi, M
    Ohuchi, K
    Matsunaga, J
    IEICE TRANSACTIONS ON ELECTRONICS, 1997, E80C (03) : 472 - 477
  • [25] The thin SOI TGLDMOS transistor:: a suitable power structure for low voltage applications
    Cortes, I.
    Fernandez-Martinez, P.
    Flores, D.
    Hidalgo, S.
    Rebollo, J.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2007, 22 (10) : 1183 - 1188
  • [26] A single-gate SOI nanosheet junctionless transistor at 10-nm gate length: design guidelines and comparison with the conventional SOI FinFET
    Amin Rassekh
    Morteza Fathipour
    Journal of Computational Electronics, 2020, 19 : 631 - 639
  • [27] A single-gate SOI nanosheet junctionless transistor at 10-nm gate length: design guidelines and comparison with the conventional SOI FinFET
    Rassekh, Amin
    Fathipour, Morteza
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2020, 19 (02) : 631 - 639
  • [28] Reliability concern and design for the lateral insulator gate bipolar transistor based on SOI substrate
    Liu, Siyang
    Huang, Tingting
    Sun, Weifeng
    Zhang, Chunwei
    SOLID-STATE ELECTRONICS, 2013, 85 : 28 - 35
  • [29] Four Hybrid Gates SOI Lateral Insulated Gate Bipolar Transistor With Improved Carrier Controllability
    Ma, Jie
    Gu, Yong
    Pan, Chengwu
    Zhang, Long
    Zheng, Guiqiang
    Liu, Siyang
    Sun, Weifeng
    Chang, Changyuan
    Zhang, Sen
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2023, 11 : 288 - 293
  • [30] High voltage Insulated Gate Bipolar Transistor (IGBT): Design and analysis
    Kumar, A
    Khanna, VK
    Sood, SC
    Gupta, RP
    PROCEEDING OF THE TENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOLS I AND II, 2000, 3975 : 853 - 856
12345