Design of low-jitter 1-GHz phase-locked loops for digital clock generation

被引：0

作者：

Rhee, Woogeun ^{[1
]}

机构：

[1] Conexant Systems, Inc, Newport Beach, United States

来源：

Proceedings - IEEE International Symposium on Circuits and Systems | 1999年 / 2卷

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

共 50 条

[31] A Digital BIST for Phase-Locked Loops
Sliech, Kevin
Margala, Martin
23RD IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2008, : 134 - 142
[32] Advanced Digital Phase-Locked Loops
Levantino, Salvatore
2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
[33] ON OPTIMUM DIGITAL PHASE-LOCKED LOOPS
GUPTA, SC
IEEE TRANSACTIONS ON COMMUNICATION TECHNOLOGY, 1968, CO16 (02): : 340 - &
[34] Low-jitter phase-locked loop based on pseudo-differential delay elements
Park, S
Choi, Y
Lee, SG
Jung, YJ
Park, SC
Kim, W
ELECTRONICS LETTERS, 2001, 37 (11) : 669 - 670
[35] Chimeras in digital phase-locked loops
Paul, Bishwajit
Banerjee, Tanmoy
CHAOS, 2019, 29 (01)
[36] Output-Jitter Performance of Second-Order Digital Bang-Bang Phase-Locked Loops With Nonaccumulative Reference Clock Jitter
Tertinek, Stefan
Feely, Orla
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2011, 58 (06) : 331 - 335
[37] OPTIMUM DIGITAL PHASE-LOCKED LOOPS
RUDDELL, AJ
ROSIE, AM
ELECTRONICS LETTERS, 1975, 11 (18) : 440 - 441
[38] A SURVEY OF DIGITAL PHASE-LOCKED LOOPS
LINDSEY, WC
CHIE, CM
PROCEEDINGS OF THE IEEE, 1981, 69 (04) : 410 - 431
[39] A low jitter and low-power phase-locked loop design
Chen, KH
Liao, HS
Tzou, LJ
ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 257 - 260
[40] JITTER REDUCTION OF A DIGITAL PHASE-LOCKED LOOP
YAMASHITA, M
TSUJI, T
NISHIMURA, T
MURATA, M
NAMEKAWA, T
PROCEEDINGS OF THE IEEE, 1976, 64 (11) : 1640 - 1641

← 1 2 3 4 5 →