Design of low-jitter 1-GHz phase-locked loops for digital clock generation

被引：0
|
作者：
Rhee, Woogeun [1 ]
机构：
[1] Conexant Systems, Inc, Newport Beach, United States
来源：
Proceedings - IEEE International Symposium on Circuits and Systems | 1999年 / 2卷
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Design of low-jitter 1-GHz phase-locked loops for digital clock generation
    Rhee, W
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 520 - 523
  • [2] Analysis and Design of Low-Jitter Digital Bang-Bang Phase-Locked Loops
    Marucci, Giovanni
    Levantino, Salvatore
    Maffezzoni, Paolo
    Samori, Carlo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (01) : 26 - 36
  • [3] A Low-jitter Phase-locked Resonant Clock Generation and Distribution Scheme
    Mandal, Ayan
    Bollapalli, Kalyana C.
    Jayakumar, Nikhil
    Khatri, Sunil P.
    Mahaptra, Rabi N.
    2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2013, : 487 - 490
  • [4] Phase-jitter dynamics of digital phase-locked loops
    Teplinsky, A
    Feely, O
    Rogers, A
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1999, 46 (05): : 545 - 558
  • [5] A Novel Time-to-Digital Converter Based on Low-Jitter Phase-Locked Loop
    Wu, Jin
    Wang, Chao
    Shi, Shu-fang
    Yu, Xiang-rong
    Zheng, Li-xia
    Sun, Wei-feng
    IETE JOURNAL OF RESEARCH, 2017, 63 (03) : 336 - 345
  • [6] Low-jitter fast-locked 10.9−12.0 GHz charge-pump phase-locked loop
    Zhan, Yongzheng
    Li, Rengang
    Li, Tuo
    Zou, Xiaofeng
    Zhou, Yulong
    Hu, Qingsheng
    Li, Lianming
    Zhejiang Daxue Xuebao (Gongxue Ban)/Journal of Zhejiang University (Engineering Science), 2024, 58 (11): : 2290 - 2298
  • [7] Analysis of jitter in phase-locked loops
    Lee, DC
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2002, 49 (11) : 704 - 711
  • [8] A Low-Jitter All-Digital Phase-Locked Loop Using a Suppressive Digital Loop Filter
    Hsu, Hsuan-Jung
    Huang, Shi-Yu
    2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 158 - 161
  • [9] A Low-Jitter Self-Biased Phase-Locked Loop for SerDes
    Yuan, Heng-zhou
    Guo, Yang
    Liu, Yao
    Liang, Bin
    Guo, Qian-cheng
    Tan, Jia-wei
    2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 59 - 60
  • [10] BIST for measuring clock jitter of charge-pump phase-locked loops
    Hsu, Jen-Chien
    Su, Chauchin
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2008, 57 (02) : 276 - 285
12345