Lateral bipolar transistor fabricated on a deep-submicron technology

被引：0

|

作者：

Purdue Univ, West Lafayette, United States ^{[1
]}

机构：

来源：

Bien Univ Gov Ind Microelectr Symp Proc | / 37-42期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

收藏

相关论文

共 50 条

[21] SOC and deep-submicron technology drive new DFT strategies
Desposito, J
ELECTRONIC DESIGN, 1998, 46 (18) : 49 - +
[22] Four Quadrant Analog Multiplier with VCVS in Deep-submicron Technology
Modi, Nipa B.
Gandhi, Priyesh P.
2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES (ICT 2013), 2013, : 1091 - 1094
[23] Plasma charging damage in deep-submicron CMOS technology and beyond
Cheung, KP
SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 315 - 320
[24] Gate engineering for performance and reliability in deep-submicron CMOS technology
Yu, B
Ju, DH
Kepler, N
King, TJ
Hu, CM
1997 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1997, : 105 - 106
[25] An integrated environment for technology closure of deep-submicron IC designs
Trevillyan, L
Kung, D
Puri, R
Reddy, LN
Kazda, MA
IEEE DESIGN & TEST OF COMPUTERS, 2004, 21 (01): : 14 - 22
[26] Eliminate deep-submicron noise
Moretti, G
EDN, 2000, 45 (11) : 20 - 20
[27] A deep-submicron Steiner tree
Erzin, AI
Cho, JD
MATHEMATICAL AND COMPUTER MODELLING, 2000, 31 (6-7) : 215 - 226
[28] DEEP-SUBMICRON MODELING TOOLS
CROW, AM
COLLEY, J
ELECTRONIC PRODUCT DESIGN, 1994, 15 (11): : 24 - &
[29] Eliminate deep-submicron noise
2000, Cahners Bus Inf, Highlands Ranch, CO, USA (45)
[30] RETRACTION: Radiation Hardness of Flash Memory Fabricated in Deep-Submicron Technology (Retraction of Vol 2013, art no 158792, 2013)
不详
INTERNATIONAL JOURNAL OF PHOTOENERGY, 2018, 2018

← 1 2 3 4 5 →