Lateral bipolar transistor fabricated on a deep-submicron technology

被引：0
|
作者：
Purdue Univ, West Lafayette, United States [1 ]
机构：
来源：
Bien Univ Gov Ind Microelectr Symp Proc | / 37-42期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] On the design and fabrication of novel lateral bipolar transistor in a deep-submicron technology
    Gómez, R
    Bashir, R
    Neudeck, GW
    MICROELECTRONICS JOURNAL, 2000, 31 (03) : 199 - 205
  • [2] Deep-submicron technology comparisons
    Payne, R
    COMPUTER DESIGN, 1996, 35 (01): : 143 - &
  • [3] A single photon avalanche diode array fabricated in deep-submicron CMOS technology
    Niclass, Cristiano
    Sergio, Maximilian
    Charbon, Edoardo
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 79 - +
  • [4] REALIZATION OF DEEP-SUBMICRON MOSFETS BY LATERAL ETCHING
    BURMESTER, R
    WINNERL, J
    NEPPL, F
    MICROELECTRONIC ENGINEERING, 1991, 13 (1-4) : 473 - 476
  • [5] Deep-submicron MOS transistor matching: A case study
    Dimitrov, Dimitar P.
    2008 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, PROCEEDINGS, 2008, : 4 - +
  • [6] RETRACTED: Radiation Hardness of Flash Memory Fabricated in Deep-Submicron Technology (Retracted Article)
    Cavric, Bojan
    Dolicanin, Edin
    Petronijevic, Predrag
    Pejovic, Milic
    Stankovic, Koviljka
    INTERNATIONAL JOURNAL OF PHOTOENERGY, 2013, 2013
  • [7] Interconnect strategy in deep-submicron DRAM technology
    Wee, JK
    Kim, SH
    Park, YJ
    Kim, SJ
    Chung, JY
    PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS, 2000, : 345 - 348
  • [8] IN DEEP WITH DEEP-SUBMICRON
    LEIBSON, SH
    EDN, 1995, 40 (18) : 11 - 11
  • [9] Power design challenges in deep-submicron technology
    Anis, M
    Massoud, Y
    PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 1510 - 1513
  • [10] Energy efficient signaling in deep-submicron technology
    Ben Dhaou, I
    Parhi, KK
    Tenhunen, H
    VLSI DESIGN, 2002, 15 (03) : 563 - 586
12345