Fast and hardware-efficient systolic architectures for binary morphological processing

被引：0
|
作者：
Electronics Laboratory, Dept. of Electronics Eng., Technical University of Crete, Gr-731 00 Chania, Greece [1 ]
不详 [2 ]
机构：
来源：
Recent Adv. Signal Process. Commun. | / 261-268期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Fast implementation of binary morphological operations on hardware-efficient systolic architectures
    Malamas, EN
    Malamos, AG
    Varvarigou, TA
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2000, 25 (01): : 79 - 93
  • [2] Fast Implementation of Binary Morphological Operations on Hardware-Efficient Systolic Architectures
    E.N. Malamas
    A.G. Malamos
    T.A. Varvarigou
    Journal of VLSI signal processing systems for signal, image and video technology, 2000, 25 : 79 - 93
  • [3] Hardware-efficient approximate multiplier architectures for media processing applications
    Uppugunduru, Anil Kumar
    Ahmed, Syed Ershad
    CIRCUIT WORLD, 2022, 48 (02) : 223 - 232
  • [4] Hardware-Efficient Stochastic Binary CNN Architectures for Near-Sensor Computing
    Parmar, Vivek
    Penkovsky, Bogdan
    Querlioz, Damien
    Suri, Manan
    FRONTIERS IN NEUROSCIENCE, 2022, 15
  • [5] Hardware-Efficient Post-Processing Architectures for True Random Number Generators
    Rozic, Vladimir
    Verbauwhede, Ingrid
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (07) : 1242 - 1246
  • [6] Hardware-Efficient Node Processing Unit Architectures for Flexible LDPC Decoder Implementations
    Hailes, Peter
    Xu, Lei
    Maunder, Robert G.
    Al-Hashimi, Bashir M.
    Hanzo, Lajos
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (12) : 1919 - 1923
  • [7] A Fast and Hardware-Efficient Visual Cryptography Scheme for Images
    Vaya, Dipesh
    Khandelwal, Sarika
    PROCEEDINGS OF THE SECOND INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATION TECHNOLOGIES, IC3T 2015, VOL 1, 2016, 379 : 133 - 142
  • [8] A HARDWARE-EFFICIENT IMPLEMENTATION OF THE FAST AFFINE PROJECTION ALGORITHM
    Lo, Haw-Jing
    Anderson, David V.
    2009 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1- 8, PROCEEDINGS, 2009, : 581 - 584
  • [9] A Completely Binary and Hardware-Efficient PSO for CDMA Multiuser Detection
    Wang, Cong
    2014 SIXTH INTERNATIONAL CONFERENCE ON INTELLIGENT HUMAN-MACHINE SYSTEMS AND CYBERNETICS (IHMSC), VOL 1, 2014, : 3 - 6
  • [10] Hardware-Efficient All-Digital Architectures for OFDM Backscatter Modulators
    Rosenthal, James D.
    Reynolds, Matthew S.
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2021, 69 (01) : 803 - 811
12345