共 50 条
- [21] A high-performance 0.1μm CMOS with elevated salicide using novel Si-SEG process INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 99 - 102
- [23] A high isolation CMFB downconversion micromixer using 0. 18-urn deep N-well CMOS technology 2003 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2003, : 619 - 622
- [24] Buried double p-n junction structure using a CMOS process for wavelength detection MICROELECTRONIC STRUCTURES AND MEMS FOR OPTICAL PROCESSING III, 1997, 3226 : 204 - 213
- [26] 0.6-MU-M CMOS TECHNOLOGY USING DESIRE PROCESS ADVANCES IN RESIST TECHNOLOGY AND PROCESSING VI, 1989, 1086 : 433 - 443
- [27] Process control issues for retrograde well implants for narrow n+/p+ isolation in CMOS IIT2002: ION IMPLANTATION TECHNOLOGY, PROCEEDINGS, 2003, : 17 - 20
- [28] CHARACTERIZATION OF NARROW-SPACED ISOLATION IN A TWIN RETROGRADE WELL SUB-MICRON CMOS PROCESS JOURNAL DE PHYSIQUE, 1988, 49 (C-4): : 29 - 32