SCALED CMOS TECHNOLOGY USING SEG ISOLATION AND BURIED WELL PROCESS.

被引：0
|
作者：
Endo, Nobuhiro [1 ]
Kasai, Naoki [1 ]
Ishitani, Akihiko [1 ]
Kitajima, Hiroshi [1 ]
Kurogi, Yukinori [1 ]
机构：
[1] NEC, Kawasaki, Jpn, NEC, Kawasaki, Jpn
来源：
IEEE Transactions on Electron Devices | 1986年 / ED-33卷 / 11期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
16
引用
收藏
页码：1659 / 1666
相关论文
共 50 条
  • [1] SCALED CMOS TECHNOLOGY USING SEG ISOLATION AND BURIED WELL PROCESS
    ENDO, N
    KASAI, N
    ISHITANI, A
    KITAJIMA, H
    KUROGI, Y
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (11) : 1659 - 1666
  • [2] Modeling process variability in scaled CMOS technology
    Saha S.K.
    IEEE Design and Test of Computers, 2010, 27 (02): : 8 - 16
  • [3] Modeling Process Variability in Scaled CMOS Technology
    Saha, Samar K.
    IEEE DESIGN & TEST OF COMPUTERS, 2010, 27 (02): : 8 - 8
  • [4] CMOS DEVICE ISOLATION USING THE SELECTIVE-ETCH-AND-REFILL-WITH-EPI (SEREPI) PROCESS.
    Kamins, Theodore I.
    Chiang, Shang-Yi
    Electron device letters, 1985, EDL-6 (12): : 617 - 619
  • [5] A NEW TWIN-WELL CMOS PROCESS USING NITRIDIZED-OXIDE-LOCOS (NOLOCOS) ISOLATION TECHNOLOGY
    TSAI, HH
    YU, CL
    WU, CY
    IEEE ELECTRON DEVICE LETTERS, 1989, 10 (07) : 307 - 309
  • [6] New twin-well CMOS process using nitridized-oxide-LOCOS (NOLOCOS) isolation technology
    Tsai, Hong-Hsiang
    Yu, Chin-Lin
    Wu, Ching-Yuan
    Electron device letters, 1989, 10 (07): : 307 - 309
  • [7] PERFORMANCE OF A SCALED SI GATE N-WELL CMOS TECHNOLOGY
    ZIMMER, G
    FIEDLER, H
    HOEFFLINGER, B
    NEUBERT, E
    VOGT, H
    ELECTRONICS LETTERS, 1981, 17 (18) : 666 - 667
  • [8] Planar CMOS compatible process for the fabrication of buried microchannels in silicon, using porous-silicon technology
    Kaltsas, G
    Pagonis, DN
    Nassiopoulou, AG
    JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2003, 12 (06) : 863 - 872
  • [9] FABRICATION OF SUBMICROMETER CMOS CIRCUITS USING A NEW TRILAYER PHOTOLITHOGRAPHIC PROCESS.
    Lee, Joseph Y.
    Garvin, Hugh L.
    Hagen, Gunter
    Henderson, Richard C.
    Electron device letters, 1987, EDL-8 (09): : 404 - 406
  • [10] ISOLATION DESIGN COMPARISONS FOR 0.5-MU-M CMOS TECHNOLOGY USING SILO PROCESS
    GUEGAN, G
    DELEONIBUS, S
    LERME, M
    BLANC, JP
    MICROELECTRONIC ENGINEERING, 1992, 19 (1-4) : 13 - 16
12345