Efficient VLSI implementation of radix-8 FFT algorithm

被引：0
|
作者：
Royal Inst of Technology, Stockholm, Sweden [1 ]
机构：
来源：
IEEE Pac RIM Conf Commun Comput Signal Process Proc | / 468-471期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] ON HARDWARE IMPLEMENTATION OF THE SPLIT-RADIX FFT
    RICHARDS, MA
    IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1988, 36 (10): : 1575 - 1581
  • [42] Efficient Design for Radix-8 Booth Multiplier and Its Application in Lifting 2-D DWT
    Basant Kumar Mohanty
    Abhishek Choubey
    Circuits, Systems, and Signal Processing, 2017, 36 : 1129 - 1149
  • [43] Efficient Hardware Implementation of Scalable FFT using Configurable Radix-4/2
    Ranganathan, Senthilkumar
    Krishnan, Ravikumar
    Sriharsha, H. S.
    2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2014,
  • [44] FPGA implementation of high-performance, resource-efficient Radix-16 CORDIC rotator based FFT algorithm
    Changela, Ankur
    Zaveri, Mazad
    Verma, Deepak
    INTEGRATION-THE VLSI JOURNAL, 2020, 73 : 89 - 100
  • [45] Design of High Precision Radix-8 MAF Unit with Reduced Latency
    Issa, Bayadir A.
    AL-Forati, Israa Sabri A.
    Al-Ibadi, Mohammed A.
    Amer, Hayder M.
    Rashid, Abdulmuttalib Turky
    Rashid, Osama T.
    2ND INTERNATIONAL CONGRESS ON HUMAN-COMPUTER INTERACTION, OPTIMIZATION AND ROBOTIC APPLICATIONS (HORA 2020), 2020, : 591 - 596
  • [46] Area and power efficient hard multiple generator for radix-8 modulo 2n-1 multiplier
    Kabra, Naveen Kr
    Patel, Zuber M.
    INTEGRATION-THE VLSI JOURNAL, 2020, 75 : 102 - 113
  • [47] A parallel architecture for VLSI implementation of FFT processor
    Peng, YJ
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 748 - 751
  • [48] EFFICIENT COMPUTATION OF THE SPLIT-RADIX FFT
    SKODRAS, AN
    CONSTANTINIDES, AG
    IEE PROCEEDINGS-F RADAR AND SIGNAL PROCESSING, 1992, 139 (01) : 56 - 60
  • [49] VLSI configurable delay commutator for a pipeline split radix FFT architecture
    García, J
    Michell, JA
    Burón, AM
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1999, 47 (11) : 3098 - 3107
  • [50] An improved VLSI implementation method of FFT processor
    Liu, Guihua
    Feng, Quanyuan
    2006 8TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, VOLS 1-4, 2006, : 131 - +
12345