System-level simulation environment for system-on-chip design

被引：0
|
作者：
Darmstadt Univ of Technology, Darmstadt, Germany [1 ]
机构：
来源：
Proc Annu IEEE Int ASIC Conf Exhib | / 58-62期
关键词：
Compendex;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Computer hardware description languages - Computer simulation - Computer simulation languages - Data flow analysis - Graphical user interfaces - Java programming language - Linguistics - Object oriented programming - Program compilers - Systems analysis
引用
收藏
相关论文
共 50 条
  • [21] System-on-Chip Design and Implementation
    Brackenbury, Linda E. M.
    Plana, Luis A.
    Pepper, Jeffrey
    IEEE TRANSACTIONS ON EDUCATION, 2010, 53 (02) : 272 - 281
  • [22] Gamification of System-on-Chip Design
    Hamalainen, Timo D.
    Salminen, Erno
    2014 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC), 2014,
  • [23] High level system-on-chip design using UML and SystemC
    Correa, Blanca Alicia
    Eusse, Juan Fernando
    Munera, Danny
    Aedo, Jose Edinson
    Velez, Juan Fernando
    CERMA 2007: ELECTRONICS, ROBOTICS AND AUTOMOTIVE MECHANICS CONFERENCE, PROCEEDINGS, 2007, : 740 - 745
  • [24] System-on-Chip (SOC) Design for CNC System
    Chen, Youdong
    Wei, Hongxing
    Sun, Kai
    Wang, Tianmiao
    Zou, Yong
    ISIE: 2009 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, 2009, : 685 - +
  • [25] Network-on-chip modeling for system-level multiprocessor simulation
    Madsen, J
    Mahadevan, S
    Virk, K
    Gonzalez, M
    RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2003, : 265 - 274
  • [26] Simulation of Digital Broadband System-on-Chip
    Shalash, Ahmed F.
    2010 IEEE INTERNATIONAL SYSTEMS CONFERENCE, 2010, : 421 - 425
  • [27] System Level Modeling of Dynamic Reconfigurable System-on-Chip
    Suvorova, Elena
    Matveeva, Nadezhda
    Rabin, Alexey
    Rozanov, Valentin
    PROCEEDINGS OF THE 17TH CONFERENCE OF OPEN INNOVATIONS ASSOCIATION FRUCT, 2015, : 222 - 229
  • [28] SYSTEM-LEVEL DESIGN
    BOURBON, B
    COMPUTER DESIGN, 1990, 29 (23): : 19 - 21
  • [29] High-level crosstalk defect simulation for system-on-chip interconnects
    Bai, XL
    Dey, S
    19TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2001, : 169 - 175
  • [30] A Distributed Functional Verification Environment for the Design of System-on-Chip in Heterogeneous Architectures
    Silva, Thiago W. B.
    Morais, Daniel C.
    Andrade, Halamo G. R.
    Nunes, Felipe C. A.
    Kurt Melcher, Elmar Uwe
    Nogueira Lima, Antonio Marcus
    Brito, Alisson, V
    2018 31ST SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI), 2018,
12345