System-level simulation environment for system-on-chip design

被引：0
|
作者：
Darmstadt Univ of Technology, Darmstadt, Germany [1 ]
机构：
来源：
Proc Annu IEEE Int ASIC Conf Exhib | / 58-62期
关键词：
Compendex;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Computer hardware description languages - Computer simulation - Computer simulation languages - Data flow analysis - Graphical user interfaces - Java programming language - Linguistics - Object oriented programming - Program compilers - Systems analysis
引用
收藏
相关论文
共 50 条
  • [1] A system-level simulation environment for system-on-chip design
    Schneider, T
    Mades, J
    Windisch, A
    Glesner, M
    Monjau, D
    Ecker, W
    13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 58 - 62
  • [2] A system-level multiprocessor system-on-chip modeling framework
    Virk, K
    Madsen, J
    2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2004, : 81 - 84
  • [3] System-level design optimization of reliable and low power multiprocessor system-on-chip
    Shafik, Rishad A.
    Al-Hashimi, Bashir M.
    Reeve, Jeff S.
    MICROELECTRONICS RELIABILITY, 2012, 52 (08) : 1735 - 1748
  • [4] System-level co-design methodology based on platform design flow for system-on-chip
    Wen, Quan
    7TH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED INDUSTRIAL DESIGN & CONCEPTUAL DESIGN, 2006, : 246 - 249
  • [5] Random testing for system-level functional verification of system-on-chip
    Ma Qinsheng
    Cao Yang
    Yang Jun
    Wang Min
    JOURNAL OF SYSTEMS ENGINEERING AND ELECTRONICS, 2009, 20 (06) : 1378 - 1383
  • [6] Random testing for system-level functional verification of system-on-chip
    Ma Qinsheng 1
    2.State Key Lab.of Software Engineering
    3.Second Dept.
    JournalofSystemsEngineeringandElectronics, 2009, 20 (06) : 1378 - 1383
  • [7] DS3: A System-Level Domain-Specific System-on-Chip Simulation Framework
    Arda, Samet E.
    Krishnakumar, Anish
    Goksoy, A. Alper
    Kumbhare, Nirmal
    Mack, Joshua
    Sartor, Anderson L.
    Akoglu, Ali
    Marculescu, Radu
    Ogras, Umit Y.
    IEEE TRANSACTIONS ON COMPUTERS, 2020, 69 (08) : 1248 - 1262
  • [8] System-Level Behavior Construction and Design Risk Evaluation Based on United Model for System-on-Chip
    Yu, JinShan
    Li, Tun
    2009 INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY AND COMPUTER SCIENCE, VOL 1, PROCEEDINGS, 2009, : 382 - +
  • [9] Extend force-directed scheduling for system-level synthesis in timeconstrained system-on-chip design
    Wu, Q
    Bian, JA
    Li, RF
    Wang, YF
    Wang, HL
    Wang, W
    Xie, W
    ICESS 2005: SECOND INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS, 2005, : 174 - 180
  • [10] CODESL: A Framework for System-level Modelling, Co-simulation and Design-Space Exploration of Embedded Systems based on System-on-Chip
    Hau, Y. W.
    Khalil-Hani, Mohamed
    Marsono, M. N.
    UKSIM-AMSS FIRST INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS, MODELLING AND SIMULATION, 2010, : 122 - 127
12345