Xpipes: A network-on-chip architecture for gigascale systems-on-chip

被引：225
作者：
Bertozzi, Davide [1 ]
Benini, Luca [1 ]
机构：
[1] Dipto. Elettron. Info. Sistemistica, University of Bologna, 40136 Bologna, Via Risorgimento
来源：
IEEE Circuits and Systems Magazine | 2004年 / 4卷 / 02期
关键词：
Network instantiation; Networks-on-chip; Pipelining; Reliability; Soft macros; Systems-on-chip;
D O I：
10.1109/MCAS.2004.1330747
中图分类号：
学科分类号：
摘要：
The growing complexity of embedded multi-processor architectures for digital media processing will soon require highly scalable communication infrastructures. Packet switched Networks-on-Chip (NoC) have been proposed to support the trend for Systems-on-Chip integration. In this paper, an advanced NoC architecture, called Xpipes, targeting high performance and reliable communication for on-chip multi-processors is introduced. It consists of a library of soft macros (switches, network interfaces and links) that are design-time composable and tunable so that domain-specific heterogeneous architectures can be instantiated and synthesized. Links can be pipelined with a flexible number of stages to decouple link throughput from its length and to get arbitrary topologies. Moreover, a tool called Xpipes Compiler, which automatically instantiates a customized NoC from the library of soft network components, is used in this paper to test the Xpipes-based synthesis flow for domain-specific communication architectures.
引用
收藏
页码：18 / 31
页数：13
相关论文
共 35 条
  • [1] Allan A., Edenfeld D., Joyner Jr. W.H., Kahng A.B., Rodgers M., Zorian Y., 2001 Technology roadmap for semiconductors, IEEE Computer, pp. 42-53, (2002)
  • [2] Boekhorst F., Ambient intelligence, the next paradigm for consumer electronics: How will it affect silicon?, ISSCC 2002, 1, pp. 28-31, (2002)
  • [3] Benini L., De Michell G., Networks on chips: A new SoC paradigm, IEEE Computer, 35, 1, pp. 70-78, (2002)
  • [4] Wielage P., Goossens K., Networks on silicon: Blessing or nightmare?, Proc. of the Euromicro Symp. on Digital System Design DSD02, pp. 196-200, (2002)
  • [5] Dally W.J., Towles B., Route packets, not wires: On-chip inter-connection networks, Design and Automation Conf. DAC01, pp. 684-689, (2001)
  • [6] Guerrier P., Greiner A., A generic architecture for on-chip packet switched interconnections, Design, Automation and Testing in Europe DATE00, pp. 250-256, (2000)
  • [7] Kumar S., Jantsch A., Soininen J.P., Forsell M., Millberg M., Oeberg J., Tiensyrja K., Hemani A., A network on chip architecture and design methodology, IEEE Symp. on VLSI ISVLSI02, pp. 105-112, (2002)
  • [8] Lee S.J., Et al., An 800 MHz star-connected on-chip network for application to systems on a chip, ISSCC03, (2003)
  • [9] Ishiwata S., Et al., A single chip MPEG-2 codec based on customizable media embedded processor, IEEEJSSC, 38, 3, pp. 530-540, (2003)
  • [10] Yamauchi H., Et al., A 0.8 W HDTV video processor with simultaneous decoding of two MPEG2 MP@HL streams and capable of 30 frames/s reverse playback, ISSCC02, 1, pp. 473-474, (2002)
1234