HyPE: Hybrid power estimation for IP-based programmable systems

被引：0

作者：

机构：

[1] Liu, Xun

[2] Papaefthymiou, M.C.

来源：

| / ACM SIGDA; IEEE Circuits and Systems Society; IEICE (Institute of Electronics, Information and Communication Engineers); IPSJ (Information Processing Society of Japan)卷 / Institute of Electrical and Electronics Engineers Inc., United States期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

This paper presents a novel power estimation scheme for programmable systems consisting of predesigned datapath and memory components. The proposed hybrid methodology yields highly accurate estimates within short runtimes by combining high-level simulation with analytical macromodeling of circuit characteristics. To assess its effectiveness in practice, we implemented our hybrid scheme into a power estimation tool, called HyPE, and applied it to explore various architectural alternatives in the design of a 256 state Viterbi decoder and a Rijndael encryptor. For designs with about 1 million transistors, our estimator terminates within seconds. Compared with industrial gate-level power estimators, our approach is up to 1,000 times faster with 5.4% deviation on average. © 2003 IEEE.

引用