The Influence on Electrical Performance of Double-Polysilicon Bipolar Transistors by Forming Gas Annealing

被引:0
|
作者
Sanden, M.
Karlin, T.E.
Ma, P.
Grahn, J.V.
Zhang, S.-L.
Ostling, M.
机构
[1] Royal Institute of Technology (KTH), Department of Electronics, P.O. Box Electrum 229, SE-164 40 Kista, Sweden
[2] Institute of Microelectronics, Peking University, Beijing 100871, China
来源
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
页码:243 / 245
相关论文
共 50 条
  • [21] Effects of buried layer geometry on characteristics of double polysilicon bipolar transistors
    O, KK
    Scharf, BW
    IEEE ELECTRON DEVICE LETTERS, 1998, 19 (05) : 160 - 162
  • [22] Impact of Electrical Stress on γ Ray Irradiated Double Polysilicon Self-Aligned (DPSA) PNP Bipolar Transistors
    Zhang, Peijian
    Zhu, Kunfeng
    Chen, Wensuo
    Tan, Kaizhou
    Wu, Xue
    Wen, Xianchao
    Yu, Zhou
    Li, Jing
    Han, Weimin
    Wang, Jianan
    Zhong, Yi
    Yang, Yonghui
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2019, 19 (03) : 494 - 500
  • [23] EFFECTS OF SURFACE TREATMENTS ON THE ELECTRICAL CHARACTERISTICS OF BIPOLAR-TRANSISTORS WITH POLYSILICON EMITTERS
    SOEROWIRDJO, B
    ASHBURN, P
    SOLID-STATE ELECTRONICS, 1983, 26 (05) : 495 - 498
  • [24] INFLUENCE OF LASER RECRYSTALLIZATION AND HYDROGEN ANNEALING ON ELECTRICAL CHARACTERISTICS OF POLYSILICON
    方芳
    林成鲁
    沈宗雍
    邹世昌
    Journal of Electronics(China), 1986, (03) : 225 - 233
  • [25] ON CONTACT RESISTANCE MEASUREMENT USING 4-TERMINAL KELVIN STRUCTURES IN ADVANCED DOUBLE-POLYSILICON BIPOLAR-TRANSISTOR PROCESSES
    ZHANG, SL
    OSTLING, M
    NORSTROM, H
    ARNBORG, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (08) : 1414 - 1420
  • [26] THE INFLUENCE OF OXYGEN ANNEALING ON ELECTRICAL-PROPERTIES OF SEMIINSULATING POLYSILICON (SIPOS)
    HSEIH, BC
    GREVE, DW
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (03) : C124 - C124
  • [27] QUANTITATIVE CORRELATIONS BETWEEN THE PERFORMANCE OF POLYSILICON EMITTER TRANSISTORS AND THE EVOLUTION OF POLYSILICON SILICON INTERFACIAL OXIDES UPON ANNEALING
    AJURIA, SA
    GAN, CH
    NOEL, JA
    REIF, LR
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (06) : 1420 - 1427
  • [28] A NEW TECHNIQUE FOR FORMING A SHALLOW LINK BASE IN A DOUBLE POLYSILICON BIPOLAR-TRANSISTOR
    HAYDEN, JD
    BURNETT, JD
    PFIESTER, JR
    WOO, MP
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (01) : 63 - 68
  • [29] THE EFFECTS OF SCALING AND RAPID THERMAL ANNEALING ON THE 1/F NOISE OF POLYSILICON EMITTER BIPOLAR-TRANSISTORS
    SIABISHAHRIVAR, N
    KEMHADJIAN, HA
    REDMANWHITE, W
    ASHBURN, P
    WILLIAMS, JD
    MICROELECTRONIC ENGINEERING, 1991, 15 (1-4) : 533 - 536
  • [30] Annealing temperature effects on the electrical characteristics of p-channel polysilicon thin film transistors
    Cuscuna, M.
    Stracci, G.
    Bonfiglietti, A.
    di Gaspare, A.
    Maiolo, L.
    Pecora, A.
    Mariucci, L.
    Fortunato, G.
    JOURNAL OF NON-CRYSTALLINE SOLIDS, 2006, 352 (9-20) : 1723 - 1727