Design and implementation of an FPGA-based digital HDTV video decoder

被引：0
|
作者：
Zhou, Ping
Yu, Sile
机构：
来源：
Dianzi Kexue Xuekan/Journal of Electronics | / 20卷 / 06期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：799 / 805
相关论文
共 50 条
  • [21] A High-speed Satellite Internet Physical Layer LDPC Decoder Design and FPGA-based Implementation
    Cong, Zhang
    Feng, Gao
    2022 11TH INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS (ICCCAS 2022), 2022, : 131 - 135
  • [22] HDTV video decoder based on data flow
    Wang, Hui
    Mao, Xun
    Wang, Wei
    Gong, Hui-Ming
    Zhou, Feng
    Yao, Qing-Dong
    Zhejiang Daxue Xuebao (Gongxue Ban)/Journal of Zhejiang University (Engineering Science), 2002, 36 (02): : 216 - 218
  • [23] Parallel implementation of motion-compensation for HDTV video decoder
    Lee, CL
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1998, 44 (02) : 251 - 255
  • [24] FPGA-Based H.264 Video Decoder in RTP Payload Format
    Gatal, Jennibeth F.
    Raffinan, Edzel
    Imperial, John
    Hora, Jefferson A.
    2015 INTERNATIONAL CONFERENCE ON HUMANOID, NANOTECHNOLOGY, INFORMATION TECHNOLOGY,COMMUNICATION AND CONTROL, ENVIRONMENT AND MANAGEMENT (HNICEM), 2015, : 498 - +
  • [25] A single-chip HDTV video decoder design
    Sita, R
    Brosz, E
    Meyer, R
    Phillips, L
    Ryan, RT
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1998, 44 (03) : 519 - 526
  • [26] Parallel implementation of motion-compensation for HDTV video decoder
    Lee, CL
    ISCE '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS, 1997, : 51 - 54
  • [27] A Viterbi decoder and its hardware Trojan models: an FPGA-based implementation study
    Kakkara, Varsha
    Balasubramanian, Karthi
    Yamuna, B.
    Mishra, Deepak
    Lingasubramanian, Karthikeyan
    Murugan, Senthil
    PEERJ COMPUTER SCIENCE, 2020, 6 (03): : 1 - 21
  • [28] Theoretical Design and FPGA-Based Implementation of Higher-Dimensional Digital Chaotic Systems
    Wang, Qianxue
    Yu, Simin
    Li, Chengqing
    Lu, Jinhu
    Fang, Xiaole
    Guyeux, Christophe
    Bahi, Jacques M.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (03) : 401 - 412
  • [29] Implementation of an FPGA-based DCDS video processor for CCD imaging
    Tulloch, Simon
    HIGH ENERGY, OPTICAL, AND INFRARED DETECTORS FOR ASTRONOMY VII, 2016, 9915
  • [30] Handel-c design enhancement for FPGA-based DV decoder
    Cichon, Slawomir
    Gorgon, Marek
    Pac, Miroslaw
    RECONFIGURABLE COMPUTING: ARCHITECTURES AND APPLICATIONS, 2006, 3985 : 128 - 133
12345