Nonlinear signal processor design: A building block approach

被引:0
|
作者
Ramamoorthy, P.A. [1 ]
机构
[1] Univ of Cincinnati, Cincinnati, United States
关键词
Nonlinear network synthesis;
D O I
暂无
中图分类号
学科分类号
摘要
A new approach for the design of nonlinear systems (signal processors) based on an entirely new and interesting paradigm is presented in this paper. It is similar in spirits to the Neural nets paradigm (learn from existing systems) or the object oriented approach that has now become standard in software engineering and, in fact, takes it one step further as explained in the paper. This approach, though very simple, makes complex nonlinear systems design much easier. A number of practical applications are possible and we discuss few such applications. Detailed results will be provided at the conference.
引用
收藏
相关论文
共 50 条
  • [1] Nonlinear signal processor design: A building block approach
    Ramamoorthy, PA
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 6: CIRCUITS ANALYSIS, DESIGN METHODS, AND APPLICATIONS, 1999, : 101 - 104
  • [2] DEVELOPMENT OF NONLINEAR BUILDING BLOCK APPROACH
    WATANABE, K
    SATO, H
    JOURNAL OF VIBRATION ACOUSTICS STRESS AND RELIABILITY IN DESIGN-TRANSACTIONS OF THE ASME, 1988, 110 (01): : 36 - 41
  • [3] Design of nonlinear switched-current circuits using building block approach
    Zeng, X
    Tang, PS
    Tse, CK
    PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 409 - 414
  • [4] DEVELOPMENT OF NONLINEAR BUILDING BLOCK APPROACH.
    Watanabe, K.
    Sato, H.
    Journal of vibration, acoustics, stress, and reliability in design, 1988, 110 (01): : 36 - 41
  • [5] A building block approach to retirement income design
    Khemka, Gaurav
    Butt, Adam
    Mehry, Shams
    JOURNAL OF PENSION ECONOMICS & FINANCE, 2024,
  • [6] ANALYTICAL APPROACH TO RAILWAY SIGNAL BLOCK DESIGN
    WEISS, DM
    FIALKOFF, DR
    TRANSPORTATION ENGINEERING JOURNAL OF ASCE, 1974, 100 (NTE1): : 71 - 83
  • [7] A 4-PROCESSOR BUILDING BLOCK FOR SIMD PROCESSOR ARRAYS
    FISHER, AL
    HIGHNAM, PT
    ROCKOFF, TE
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (02) : 369 - 375
  • [8] A 4-PROCESSOR BUILDING BLOCK FOR SIMD PROCESSOR ARRAYS
    FISHER, AL
    HIGHNAM, PT
    ROCKOFF, TE
    PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 305 - 309
  • [9] BUILDING-BLOCK APPROACH SIMPLIFIES MEMORY DESIGN
    HILLIS, D
    ELECTRONICS, 1969, 42 (26): : 108 - &
  • [10] A FLEXIBLE BUILDING BLOCK FOR THE CONSTRUCTION OF PROCESSOR ARRAYS
    JONES, S
    SPRAY, A
    LING, S
    SYSTOLIC ARRAY PROCESSORS, 1989, : 459 - 466