Component Fault Location Algorithms for the Selection of Control Points and Location of Multiple Faults in Analog Circuits.

被引：0
|
作者：
Slowig, P.
机构：
来源：
Nachrichtentechnik Elektronik | 1979年 / 29卷 / 01期
关键词：
ELECTRIC NETWORKS - Topology;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
A time- and cost-optimal fault search is performed in two stages: the network is optimally partitioned into independent partial networks in which the faults are located via nonlinear optimization or frequency response evaluation. The optimal partition and the required specifications can be derived by medium-level computers prior to the actual testing.
引用
收藏
页码：20 / 21
相关论文
共 37 条
  • [1] MULTIPLE-FAULT LOCATION OF ANALOG CIRCUITS
    BIERNACKI, RM
    BANDLER, JW
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1981, 28 (05): : 361 - 367
  • [2] MULTIPLE STUCK-FAULT DETECTION AND LOCATION IN MULTIVALUED LINEAR CIRCUITS.
    Chen, Chuen-Liang
    Du, Min-Wen
    IEEE Transactions on Computers, 1986, C-35 (12) : 1068 - 1071
  • [3] MULTIPORT APPROACH TO MULTIPLE-FAULT LOCATION IN ANALOG CIRCUITS
    STARZYK, JA
    BANDLER, JW
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1983, 30 (10): : 762 - 765
  • [4] A symbolic approach to the fault location in analog circuits
    Fedi, G
    Liberatore, A
    Luchetta, A
    Manetti, S
    Piccirilli, MC
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 810 - 813
  • [5] Approach to fault location of large analog circuits
    Zhao, Jian
    Lin, Zhenghui
    Shanghai Jiaotong Daxue Xuebao/Journal of Shanghai Jiaotong University, 31 (05): : 48 - 51
  • [6] MULTIPLE FAULT LOCATION IN AC CIRCUITS
    RUTKOWSKI, J
    MACURA, A
    IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1986, 133 (06): : 279 - 284
  • [7] On the application of symbolic techniques to the multiple fault location in low testability analog circuits
    Fedi, G
    Giomi, R
    Luchetta, A
    Manetti, S
    Piccirilli, MC
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (10): : 1383 - 1388
  • [8] Optimum fault screening location of analog circuits with tolerance
    Peng, MF
    He, YG
    6TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL XVII, PROCEEDINGS: INDUSTRIAL SYSTEMS AND ENGINEERING III, 2002, : 286 - 289
  • [9] A UNIFIED DECOMPOSITION APPROACH FOR FAULT LOCATION IN LARGE ANALOG CIRCUITS
    SALAMA, AE
    STARZYK, JA
    BANDLER, JW
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1984, 31 (07): : 609 - 622
  • [10] EXPERIMENT ON FAULT LOCATION IN LARGE-SCALE ANALOG CIRCUITS
    CHEN, YQ
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1993, 42 (01) : 30 - 34
1234