Simulation study of dispatch rules for reducing flow times in semiconductor wafer fabrication

被引：0
|
作者：
Hung, Yi-Feng [1 ]
Chen, Ing-Ren [1 ]
机构：
[1] Natl Tsing Hua Univ, Hsinchu, Taiwan
来源：
| 1998年 / Taylor & Francis Ltd, London, United Kingdom卷 / 09期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] A simulation study of dispatch rules for reducing flow times in semiconductor wafer fabrication
    Hung, YF
    Chen, IR
    PRODUCTION PLANNING & CONTROL, 1998, 9 (07) : 714 - 722
  • [2] An integrated release and dispatch policy for semiconductor wafer fabrication
    Li, You
    Jiang, Zhibin
    Jia, Wenyou
    INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 2014, 52 (08) : 2275 - 2292
  • [3] A simulation study on dispatching rules in semiconductor wafer fabrication facilities with due date-based objectives
    Chiang, Tsung-Che
    Fu, Li-Chen
    2006 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS, VOLS 1-6, PROCEEDINGS, 2006, : 4660 - +
  • [4] AN ANALYSIS OF DISPATCHING RULES IN A SEMICONDUCTOR WAFER FABRICATION ENVIRONMENT
    MCCUTCHEN, T
    LEE, CL
    JOURNAL OF ELECTRONICS MANUFACTURING, 1995, 5 (03): : 165 - 174
  • [5] Investigation of flow mechanisms in semiconductor wafer fabrication
    Kim, S
    Davis, KR
    Cox, JF
    INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 2003, 41 (04) : 681 - 698
  • [6] Flow Lines with Regular Service Times: Evolution of Delay, State Dependent Failures and Semiconductor Wafer Fabrication
    Morrison, James R.
    2008 IEEE INTERNATIONAL CONFERENCE ON AUTOMATION SCIENCE AND ENGINEERING, VOLS 1 AND 2, 2008, : 247 - 252
  • [7] Simulation-based optimization of dispatching rules for semiconductor wafer fabrication system scheduling by the response surface methodology
    Zhang, Huai
    Jiang, Zhibin
    Guo, Chengtao
    INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 2009, 41 (1-2): : 110 - 121
  • [8] Simulation-based optimization of dispatching rules for semiconductor wafer fabrication system scheduling by the response surface methodology
    Huai Zhang
    Zhibin Jiang
    Chengtao Guo
    The International Journal of Advanced Manufacturing Technology, 2009, 41 : 110 - 121
  • [9] A simulation model to characterize the photolithography process of a semiconductor wafer fabrication
    Arisha, A
    Young, P
    El Baradie, M
    JOURNAL OF MATERIALS PROCESSING TECHNOLOGY, 2004, 155 : 2071 - 2079
  • [10] A framework for standard modular simulation in semiconductor wafer fabrication systems
    Ramírez-Hernández, JA
    Li, HS
    Fernandez, E
    McLean, C
    Leong, S
    PROCEEDINGS OF THE 2005 WINTER SIMULATION CONFERENCE, VOLS 1-4, 2005, : 2162 - 2171
12345