Microprocessor architecture design with ATLAS

被引：0
|
作者：
Zagar, Mario [1 ,2 ,3 ,5 ]
Basch, Danko [1 ,2 ,4 ]
机构：
[1] University of Zagreb
[2] Fac. of Elec. Eng. and Computing, University of Zagreb, Croatia
[3] IEEE, Computer Society
[4] ACM
[5] Fac. of Elec. Eng. and Computing, University of Zagreb, Unska 3, 10000 Zagreb, Croatia
来源：
IEEE Design and Test of Computers | / 14卷 / 03期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：104 / 112
相关论文
共 50 条
  • [41] DEMYSTIFYING MICROPROCESSOR DESIGN
    SHIMA, M
    IEEE SPECTRUM, 1979, 16 (07) : 22 - 30
  • [42] MICROPROCESSOR DESIGN AND APPLICATION
    COLLINS, DC
    COMPUTER, 1975, 8 (10) : 20 - 21
  • [43] THE DESIGN OF AN ASYNCHRONOUS MICROPROCESSOR
    MARTIN, AJ
    BURNS, SM
    LEE, TK
    BORKOVIC, D
    HAZEWINDUS, PJ
    ADVANCED RESEARCH IN VLSI : PROCEEDINGS OF THE DECENNIAL CALTECH CONFERENCE ON VLSI, 1989, : 351 - 373
  • [44] An Inference Microprocessor Design
    沈绪榜
    马光悌
    陈岚
    Journal of Computer Science and Technology, 1991, (03) : 209 - 213
  • [45] MICROPROCESSOR DESIGN FAULTS
    WICHMANN, BA
    MICROPROCESSORS AND MICROSYSTEMS, 1993, 17 (07) : 399 - 401
  • [46] TRENDS IN MICROPROCESSOR DESIGN
    LEE, RB
    IEEE MICRO, 1994, 14 (02) : 7 - 9
  • [47] DESIGN TRADE-OFFS IN TASK-ORIENTED ARCHITECTURE - A GRAPHIC TERMINAL USING MICROPROCESSOR
    BISIANI, R
    NEGRINI, R
    ALTA FREQUENZA, 1980, 49 (03): : 206 - 212
  • [48] Analysis of the ATLAS RPCs ROD Timing Performance with an Embedded Microprocessor
    Aloisio, A.
    Capasso, L.
    Cevenini, F.
    Della Pietra, M.
    Izzo, V.
    2009 16TH IEEE-NPSS REAL TIME CONFERENCE, 2009, : 76 - +
  • [49] Where Intel's microprocessor architecture is going
    Colwell, RP
    ERSA'05: Proceedings of the 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, 2005, : 3 - 3
  • [50] INTRODUCTION TO GaAs MICROPROCESSOR ARCHITECTURE FOR VLSI.
    Milutinovic, Veljko
    Fura, David
    Helbig, Walter
    Computer, 1986, 19 (04) : 30 - 42
12345