A NEW STRUCTURE IS PROPOSED FOR THE IMPLEMENTATION OF CURRENT-CONTROLLED NEGATIVE RESISTANCE DEVICES IN STANDARD CMOS TECHNOLOGY. A THEORETICAL ANALYSIS OF THIS DEVICE IS PRESENTED AND THE EXPERIMENTAL RESULTS SHOW AGREEMENT WITH IT. IN CHINESE WITH ENGLISH ABSTRACT.