Design of a low-voltage BiCMOS four-quadrant analog multiplier

被引：0

作者：

Guan, Hui ^{[1
]}

Tang, Yusheng ^{[1
]}

机构：

[1] Shanghai Jiaotong Univ, Shanghai, China

来源：

Guti Dianzixue Yanjiu Yu Jinzhan/Research and Progress of Solid State Electronics | 2000年 / 20卷 / 03期

关键词：

Design - Integrated circuits - MOS devices - Signal processing - Simulation;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

A simple low-voltage BiCMOS four-quadrant analog multiplier using BiCMOS linear-region transconductors and pre-input is presented. Its basic configuration and design principle are analyzed in detail. The multiplier is designed in a typical 1.2 μm BiCMOS process and the simulated results are given through SPICE. Simulated results show that for a power supply of ±3 V, the power consumption is less than 2.5 mW, and full-scale linear input range is about ±2 V. Both the total harmonic distortion (THD) and non-linearity error are less than 0.8% with an input range up to ±1.6 V. The simulated -3 dB bandwidth is more than 110 MHz.

引用

页码：270 / 275

共 50 条

[21] Low-voltage CMOS four-quadrant analogue multiplier for RF applications
Debono, CJ
Maloberti, F
Micallef, J
ELECTRONICS LETTERS, 1998, 34 (24) : 2285 - 2286
[22] Low-voltage low-power CMOS RF four-quadrant multiplier
Salama, MK
Soliman, AM
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2003, 57 (01) : 74 - 78
[23] A New Design for Compact Floating-Gate Transistor Based Low-Voltage Four-Quadrant Analog Current Multiplier
Aggarwal, Bhawna
Dhawan, Ranveer
Narang, Niharika
ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2022, 47 (11) : 14455 - 14470
[24] A New Design for Compact Floating-Gate Transistor Based Low-Voltage Four-Quadrant Analog Current Multiplier
Bhawna Aggarwal
Ranveer Dhawan
Niharika Narang
Arabian Journal for Science and Engineering, 2022, 47 : 14455 - 14470
[25] Compact low-voltage CMOS analog divider using a four-quadrant multiplier and biasing control circuit
Padilla-Cantoya, Ivan
2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 502 - 505
[26] A low voltage four-quadrant analog multiplier using Triode-MOSFETs
Kiatwarin, N.
Sawigun, C.
Kiranon, W.
2006 International Symposium on Communications and Information Technologies,Vols 1-3, 2006, : 290 - 293
[27] Yet another low-voltage four quadrant analog CMOS multiplier
RamirezAngulo, J
38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 405 - 408
[28] FGMOS Four-Quadrant Analog Multiplier
de la Cruz-Alejo, Jesus
Santiago Medina-Vazquez, A.
Noe Oliva-Moreno, L.
2012 9TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, COMPUTING SCIENCE AND AUTOMATIC CONTROL (CCE), 2012,
[29] CMOS design of a low power and high precision four-quadrant analog multiplier
Beyraghi, Naser
Khoei, Abdollah
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2015, 69 (01) : 400 - 407
[30] Low voltage low power CMOS four-quadrant analog multiplier for neural network applications
Colli, G
Montecchi, F
ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 1, 1996, : 496 - 499

← 1 2 3 4 5 →