On a multi-processor system based on a cross-switching network

被引：0
|
作者：
机构：
来源：
| 1600年 / Huazhong Univ of Sci & Technol & Wuhan Archit Des Inst, Wuhan, China卷 / 23期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] DIAGNOSTIC AND RECOVERY FUNCTIONS IN A MULTI-PROCESSOR SYSTEM.
    Bouvier, F.
    Huon, S.
    Spagnol
    IBM technical disclosure bulletin, 1985, 27 (09): : 5036 - 5037
  • [22] Multi-Processor Memory Scoreboard: A multi-processor memory ordering and data consistency checker
    Saravu, Prasad Krishna
    2016 17TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR AND SOC TEST AND VERIFICATION (MTV), 2016, : 7 - 14
  • [23] An Improved Design for UMP (Ubiquitous Multi-Processor) System
    Zhang, Gongwei
    Dong, Mianxiong
    Zheng, Long
    Zeng, Deze
    Guo, Minyi
    PROCEEDINGS OF THE 2008 INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS, 2008, : 540 - +
  • [24] Operating system support for StrongARM multi-processor communications
    Liew, EWK
    Kaye, D
    O'Neill, BC
    Clark, S
    PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS, 2000, : 334 - 339
  • [25] Component-based Specification for Multi-Processor System-on-Chip Design
    Zadrija, Valentina
    Sruk, Vlado
    MELECON 2010: THE 15TH IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, 2010, : 1044 - 1049
  • [26] A Scalable Heterogeneous Multi-Processor Signal Processing System Based on the RapidIO Interconnect
    Zhang, Xiongkui
    Gao, Meiguo
    Liu, Guoman
    2008 INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION TECHNOLOGY APPLICATION WORKSHOP: IITA 2008 WORKSHOPS, PROCEEDINGS, 2008, : 761 - 764
  • [27] Arduino-based IDE for Embedded Multi-processor System-on-Chip
    Halim, Dareen K.
    Ming, Tang Chong
    Song, Ng Mow
    Hartono, Dicky
    PROCEEDINGS OF 2019 5TH INTERNATIONAL CONFERENCE ON NEW MEDIA STUDIES (CONMEDIA 2019), 2019, : 135 - 138
  • [28] Study on arbitration arithmetic for multi-processor system-on-a-chip based on bus
    Physics Department, LAPEM, Institute of VLSI Design, Nanjing University, Nanjing 210093, China
    不详
    Yi Qi Yi Biao Xue Bao, 2006, SUPPL. (2415-2418):
  • [29] An FPGA design flow for reconfigurable network-based multi-processor systems on chip
    Kumar, Akash
    Hansson, Andreas
    Huisken, Jos
    Corporaal, Henk
    2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 117 - +
  • [30] A high performance multi-processor architecture for an on-board SAR processor system
    Helfers, T
    Pike, T
    Liebstückel, U
    Wolframm, A
    Bierens, L
    Moreira, A
    DASIA 2000: DATA SYSTEMS IN AEROSPACE, PROCEEDINGS, 2000, 457 : 205 - 210
12345