Measurement and modeling of the sidewall threshold voltage of mesa-isolated SOI MOSFET's

被引：0
|
作者：
机构：
[1] Matloubian, Mishel
[2] Sundaresan, Ravishankar
[3] Lu, Hsindao
来源：
Matloubian, Mishel | 1600年 / 36期
关键词：
Charge Sharing - Sidewall Threshold Voltage - Silicon on Insulator MOSFET - Threshold Voltage;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] MEASUREMENT AND MODELING OF THE SIDEWALL THRESHOLD VOLTAGE OF MESA-ISOLATED SOI MOSFETS
    MATLOUBIAN, M
    SUNDARESAN, R
    LU, H
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (05) : 938 - 942
  • [2] Investigation of anomalous leakage current in mesa-isolated SOI MOSFET's
    Iwamatsu, T
    Yamaguchi, Y
    Ipposhi, T
    Maegawa, S
    Inoue, Y
    Nishimura, T
    IEEE ELECTRON DEVICE LETTERS, 1997, 18 (10) : 499 - 502
  • [3] Investigation of anomalous leakage current in mesa-isolated SOI MOSFET's
    Mitsubishi Electric Corp, Hyogo, Japan
    IEEE Electron Device Lett, 10 (499-502):
  • [4] Extracting edge conduction around threshold in mesa-isolated SOI MOSFETs
    Boutayeb, A.
    Theodorou, C.
    Golanski, D.
    Batude, P.
    Brunet, L.
    Bosch, D.
    Guyader, F.
    Joblot, S.
    Ponthenier, F.
    Lacord, J.
    SOLID-STATE ELECTRONICS, 2023, 209
  • [5] MODELING OF EDGE THRESHOLD VOLTAGE OF MESA-ISOLATED N-CHANNEL MOSFETS ON FULLY-DEPLETED THIN-FILM SOI
    PARK, JW
    HAN, CH
    KIM, CK
    SOLID-STATE ELECTRONICS, 1994, 37 (07) : 1449 - 1452
  • [6] Threshold voltage model for mesa-isolated small geometry fully depleted SOI MOSFETs based on analytical solution of 3-D Poisson's equation
    Katti, G
    DasGupta, N
    DasGupta, A
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (07) : 1169 - 1177
  • [7] An Analytical Model for Deriving the 3-D Potentials and the Front and Back Gate Threshold Voltages of a Mesa-Isolated Small Geometry Fully Depleted SOI MOSFET
    Lee, Jae Bin
    Suh, Chung Ha
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2012, 12 (04) : 473 - 481
  • [8] Analytical threshold voltage model for ultrathin SOI MOSFET's
    Liu, XY
    Sun, HF
    Wu, DX
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 555 - 558
  • [9] Degradation characteristics of STI and MESA-isolated thin-film SOI CMOS
    Huang, CL
    Grula, GJ
    IEEE ELECTRON DEVICE LETTERS, 1997, 18 (10) : 474 - 476
  • [10] SIDEWALL-RELATED NARROW CHANNEL-EFFECT IN MESA-ISOLATED FULLY-DEPLETED ULTRA-THIN SOI NMOS DEVICES
    KUO, JB
    CHEN, YG
    SU, KW
    IEEE ELECTRON DEVICE LETTERS, 1995, 16 (09) : 379 - 381
12345