High-performance 32-bit microprocessor with on-chip cache memories and branch prediction mechanism

被引：0
|
作者：
Yamahata, Hitoshi [1 ]
机构：
[1] NEC Microcomputer Div
来源：
NEC Research and Development | 1991年 / 32卷 / 01期
关键词：
Computers; Microcomputer;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：29 / 37
相关论文
共 50 条
  • [1] A HIGH-PERFORMANCE 32-BIT MICROPROCESSOR WITH ON-CHIP CACHE MEMORIES AND BRANCH PREDICTION MECHANISM
    YAMAHATA, H
    NEC RESEARCH & DEVELOPMENT, 1991, 32 (01): : 29 - 37
  • [2] A 32-BIT CMOS MICROPROCESSOR WITH ON-CHIP CACHE AND TLB
    KADOTA, H
    MIYAKE, J
    OKABAYASHI, I
    MAEDA, T
    OKAMOTO, T
    NAKAJIMA, M
    KAGAWA, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (05) : 800 - 807
  • [3] A HIGH-PERFORMANCE BICMOS 32-BIT MICROPROCESSOR
    NAKATSUKA, Y
    HOTTA, T
    SATOMURA, R
    NAKAGAMI, S
    MORIYAMA, T
    ADACHI, S
    TANAKA, S
    BANDOH, T
    NAKANO, T
    HOTTA, A
    IWAMOTO, S
    PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 358 - 361
  • [4] MIPS-X - A 20-MIPS PEAK, 32-BIT MICROPROCESSOR WITH ON-CHIP CACHE
    HOROWITZ, M
    CHOW, P
    STARK, D
    SIMONI, RT
    SALZ, A
    PRZYBYLSKI, S
    HENNESSY, J
    GULAK, G
    AGARWAL, A
    ACKEN, JM
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (05) : 790 - 799
  • [5] VLSI implementation of a high-performance 32-bit RISC microprocessor
    Li, X
    Ji, LW
    Shen, B
    Li, WH
    Zhang, QL
    2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 1458 - 1461
  • [6] A 32-BIT MICROPROCESSOR WITH HIGH-PERFORMANCE BIT-MAP MANIPULATION INSTRUCTIONS
    SHIMIZU, T
    IWATA, S
    SAITO, Y
    YOSHIDA, T
    MATSUO, M
    HINATA, J
    SAITO, K
    PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 406 - 409
  • [7] 32-bit high performance embedded microprocessor
    Qu Wenxin
    Fan Xiaoya
    Ying, Hu
    ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL III, 2007, : 196 - +
  • [8] CACHE MEMORY DESIGN IN 32-BIT MICROPROCESSOR SYSTEMS
    STANSBERRY, M
    VLSI SYSTEMS DESIGN, 1988, 9 (03): : 32 - &
  • [9] Testing of a 32-bit high performance embedded microprocessor
    Jing, Wang
    Zhang Shengbing
    Meng, Zhang
    2007 INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS, 2007, : 288 - 292
  • [10] HIGH-PERFORMANCE MADE EASY BY 16/32-BIT CONTROLLER CHIP
    CANTRELL, TW
    ELECTRONIC DESIGN, 1987, 35 (17) : 77 - &
12345