Investigation of anomalous leakage current in mesa-isolated SOI MOSFET's

被引：0
|
作者：
Mitsubishi Electric Corp, Hyogo, Japan [1 ]
机构：
来源：
IEEE Electron Device Lett | / 10卷 / 499-502期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 46 条
  • [1] Investigation of anomalous leakage current in mesa-isolated SOI MOSFET's
    Iwamatsu, T
    Yamaguchi, Y
    Ipposhi, T
    Maegawa, S
    Inoue, Y
    Nishimura, T
    IEEE ELECTRON DEVICE LETTERS, 1997, 18 (10) : 499 - 502
  • [2] Measurement and modeling of the sidewall threshold voltage of mesa-isolated SOI MOSFET's
    Matloubian, Mishel, 1600, (36):
  • [3] Mesa-isolated InGaAs photodetectors with low dark current
    Klem, J. F.
    Kim, J. K.
    Cich, M. J.
    Keeler, G. A.
    Hawkins, S. D.
    Fortune, T. R.
    APPLIED PHYSICS LETTERS, 2009, 95 (03)
  • [4] MEASUREMENT AND MODELING OF THE SIDEWALL THRESHOLD VOLTAGE OF MESA-ISOLATED SOI MOSFETS
    MATLOUBIAN, M
    SUNDARESAN, R
    LU, H
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (05) : 938 - 942
  • [5] Study of LOCOS-induced anomalous leakage current in thin film SOI MOSFET's
    Kawanaka, S
    Onga, S
    Okada, T
    Oose, M
    Iinuma, T
    Shino, T
    Yamada, T
    Yoshimi, M
    Watanabe, S
    IEICE TRANSACTIONS ON ELECTRONICS, 1999, E82C (07) : 1341 - 1346
  • [6] Extracting edge conduction around threshold in mesa-isolated SOI MOSFETs
    Boutayeb, A.
    Theodorou, C.
    Golanski, D.
    Batude, P.
    Brunet, L.
    Bosch, D.
    Guyader, F.
    Joblot, S.
    Ponthenier, F.
    Lacord, J.
    SOLID-STATE ELECTRONICS, 2023, 209
  • [7] Degradation characteristics of STI and MESA-isolated thin-film SOI CMOS
    Huang, CL
    Grula, GJ
    IEEE ELECTRON DEVICE LETTERS, 1997, 18 (10) : 474 - 476
  • [8] ANOMALOUS LEAKAGE CURRENT IN LPCVD POLYSILICON MOSFET'S.
    Fossum, Jerry G.
    Ortiz-Conde, Adelmo
    Shichijo, Hisashi
    Banerjee, Sanjay K.
    1878, (ED-32):
  • [9] Transient pass-transistor leakage current in SOI MOSFET's
    Assaderaghi, F
    Shahidi, GG
    Wagner, L
    Hsieh, M
    Pelella, M
    Chu, S
    Dennard, RH
    Davari, B
    IEEE ELECTRON DEVICE LETTERS, 1997, 18 (06) : 241 - 243
  • [10] An Analytical Model for Deriving the 3-D Potentials and the Front and Back Gate Threshold Voltages of a Mesa-Isolated Small Geometry Fully Depleted SOI MOSFET
    Lee, Jae Bin
    Suh, Chung Ha
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2012, 12 (04) : 473 - 481
12345