Alternative facility layouts for semiconductor wafer fabrication facilities

被引:0
|
作者
Purdue Univ, West Lafayette, United States [1 ]
机构
来源
IEEE Trans Compon Packag Manuf Technol Part C | / 2卷 / 152-163期
关键词
Number:; DDM-9302099; Acronym:; NSF; Sponsor: National Science Foundation; -; Sponsor: Intel Corporation;
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 50 条
  • [31] MODELING THE IMPACT OF NEW PRODUCT INTRODUCTION ON THE OUTPUT OF SEMICONDUCTOR WAFER FABRICATION FACILITIES
    Manda, Atchyuta Bharadwaj
    Uzsoy, Reha
    Kempf, Karl G.
    Kim, Sukgon
    2016 WINTER SIMULATION CONFERENCE (WSC), 2016, : 2547 - 2558
  • [32] Objective-driven dynamic dispatching rule for semiconductor wafer fabrication facilities
    Jia, Peng-De
    Wu, Qi-Di
    Li, Li
    Jia, Peng-De, 1600, CIMS (20): : 2808 - 2813
  • [33] Finite-capacity production planning algorithms for a semiconductor wafer fabrication facility
    Horiguchi, K
    Raghavan, N
    Uzsoy, R
    Venkateswaran, S
    INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 2001, 39 (05) : 825 - 842
  • [34] Integrated facility layout and material handling system design in semiconductor fabrication facilities
    Peters, BA
    Yang, T
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1997, 10 (03) : 360 - 369
  • [35] SCHEDULING SEMICONDUCTOR WAFER FABRICATION
    WEIN, LM
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1988, 1 (03) : 115 - 130
  • [36] Multi-agent-based dynamic scheduling method for semiconductor wafer fabrication facilities
    College of Electronics and Information Engineering, Tongji University, Shanghai 200092, China
    Qinghua Daxue Xuebao, 2007, SUPPL. 2 (1895-1898):
  • [37] Heuristic scheduling policies for a semiconductor wafer fabrication facility: minimizing variation of cycle times
    Hyun Joong Yoon
    Jin Gon Kim
    The International Journal of Advanced Manufacturing Technology, 2013, 67 : 171 - 180
  • [38] Heuristic scheduling policies for a semiconductor wafer fabrication facility: minimizing variation of cycle times
    Yoon, Hyun Joong
    Kim, Jin Gon
    INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 2013, 67 (1-4): : 171 - 180
  • [39] The vacuum wafer bonding technique as an alternative method for the fabrication of metal/semiconductor heterostructures
    Dessein, K
    Kumar, PSA
    Németh, S
    Delaey, L
    Borghs, G
    De Boeck, J
    JOURNAL OF CRYSTAL GROWTH, 2001, 227 : 906 - 910
  • [40] Ant Colony Optimization Based Scheduling for a Semiconductor Wafer Fabrication Facility with Bottleneck Stations
    Li, Li
    Qiao, Fei
    Tian, Xiaoyu
    Wu, Qidi
    2009 IEEE INTERNATIONAL CONFERENCE ON AUTOMATION AND LOGISTICS ( ICAL 2009), VOLS 1-3, 2009, : 520 - 525